Microsector Logic Fabric for Fine-Grained FPGA Reconfiguration
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Programmable logic devices face inefficiencies due to large sector allocations in logic fabric, leading to overutilization of resources and slower configuration times, especially during partial reconfigurations and single-event upset detection.
Innovation Solution
The implementation of microsectors, which utilize smaller data registers and rearranged interconnections to enable finer granularity in resource allocation, allowing for faster configuration and partial reconfiguration by reducing the number of columns and data transmission time.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Ease of manufacture
If large sector-based registers are used in logic fabric, then resource allocation is simplified, but configuration time increases and resource utilization efficiency decreases
Solution Approach 1:
The patent divides the logic fabric into smaller microsectors instead of using large sector-based registers. Each microsector contains fewer logic elements and can be independently configured, allowing parallel configuration operations and reducing overall configuration time while improving resource utilization efficiency
2Ease of manufacture
If large sector-based registers are used in logic fabric, then resource allocation is simplified, but resource utilization efficiency decreases
Solution Approach 1:
The logic fabric is segmented into fine-grained microsectors that can be allocated more precisely to match actual circuit design requirements. This prevents over-allocation of resources and improves utilization efficiency while maintaining simplified allocation through the standardized microsector interface
3Adaptability or versatility
If partial reconfiguration is performed on large sectors, then reconfiguration flexibility is achieved, but reconfiguration time increases significantly
Solution Approach 1:
By dividing the logic fabric into smaller microsectors, the patent enables partial reconfiguration of only the necessary microsectors rather than entire large sectors. This reduces the amount of data that needs to be reconfigured and transmitted, thereby significantly reducing partial reconfiguration time while maintaining flexibility
Solution Approach 2:
The system performs partial reconfiguration by updating only the specific microsectors that require changes rather than reconfiguring the entire logic fabric. This partial action approach reduces reconfiguration time while maintaining the necessary adaptability
Data Source
AI summary
Systems and methods described herein may relate to providing a dynamically configurable circuitry able to be programed using a microsector granularity. Furthermore, selective partial reconfiguration operations may be performed use write operations to write a new configuration over existing configurations to selectively reprogram a portion of programmable logic. An n-bit data register (e.g., a 1-bit data register) and/or control circuitry receiving data and commands from an access register disposed between portions of programmable logic may enable at least some of the operations described.