Microsector Logic Fabric for Faster Partial Reconfiguration
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Programmable logic devices face inefficiencies due to imprecise and large sector-based allocations in logic fabric, leading to over-allocation of resources and slower configuration times, particularly in high-bandwidth applications like 5G and neural networks.
Innovation Solution
Implementing a microsector infrastructure with smaller, 1-bit data registers and rearranged interconnections to enable finer granularity and parallel configuration, allowing for write-only reconfiguration and faster partial reconfiguration.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Device complexity
If sector-based registers are used in logic fabric, then resource allocation is simplified, but resource waste increases and configuration time increases
Solution Approach 1:
The patent divides the logic fabric into microsectors with finer granularity. Instead of using large sector-based registers that allocate resources in coarse blocks, the invention segments the fabric into smaller units that can be allocated more precisely to match actual circuit design requirements, thereby reducing resource waste while maintaining manageable complexity through systematic organization
2Device complexity
If sector-based registers are used in logic fabric, then resource allocation is simplified, but configuration time increases
Solution Approach 1:
By segmenting the logic fabric into microsectors, the patent enables parallel configuration operations across multiple smaller units simultaneously. This segmentation allows configuration resources to work in parallel on multiple microsectors at once, significantly reducing overall configuration time compared to sequential configuration of large sector-based registers
Solution Approach 2:
The patent implements partial reconfiguration capability that allows only the necessary portions of the logic fabric to be reconfigured rather than the entire fabric. This partial action approach reduces configuration time by focusing resources only on the specific microsectors that need updating, avoiding unnecessary reconfiguration of already-configured regions
3Loss of time
If microsector infrastructure with 1-bit data registers is implemented, then configuration time is reduced, but device complexity increases
Solution Approach 1:
The patent merges multiple 1-bit data registers into a unified microsector infrastructure that shares common control logic and interconnection resources. By combining the control mechanisms and interconnect structures across multiple microsectors, the invention reduces the overall complexity that would otherwise result from having completely independent control logic for each microsector, while still maintaining the speed benefits of fine-grained 1-bit registers
4Speed
If microsector infrastructure with rearranged interconnections is implemented, then processing speed is enhanced, but device complexity increases
Solution Approach 1:
The patent segments the interconnection structure into dedicated interconnect resources for each microsector, allowing independent and optimized data paths. This segmentation enables parallel data transmission across multiple microsectors simultaneously, enhancing processing speed while managing complexity through modular interconnection design where each microsector has its own dedicated connection resources
Data Source
Figure 1
Figure 2~3
Figure 4A~4B
AI summary
Systems and methods described herein may relate to providing a dynamically configurable circuitry able to be programed using a microsector granularity. Furthermore, selective partial reconfiguration operations may be performed use write operations to write a new configuration over existing configurations to selectively reprogram a portion of programmable logic. A quasi-delay insensitive (QDI) shift register and/or control circuitry receiving data and commands from an access register disposed between portions of programmable logic may enable at least some of the operations described.