MIM Capacitor Contact Layout for Lower ESR and Higher Bandwidth

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Existing MIM capacitors face limitations in capacitive density and bandwidth due to the arrangement of contacts, leading to high equivalent series resistance (ESR) and RC constant, which adversely affects operation speed.

Innovation Solution

The contact structures for MIM capacitors are arranged in a checkboard pattern, where each first group of contacts is surrounded by four second group contacts, reducing ESR and enhancing capacitive density and bandwidth.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Reliability

If traditional contact arrangement is used for MIM capacitors, then manufacturing is simpler, but ESR is high and capacitive density is low

Engineering Contradiction:
Improvecapacitive densityVSAvoidcontact arrangement complexity
Core Design Contradiction:
ReliabilityVSDevice complexity

Solution Approach 1:

The contact structures are segmented into two distinct groups: first contact structures connected to the first conductor plate and second contact structures connected to the second conductor plate. This segmentation allows independent optimization of each contact group's position and configuration, enabling the checkboard pattern arrangement that reduces ESR while maintaining manufacturing feasibility.

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

The patent transitions from traditional linear or grid contact arrangements to a two-dimensional checkboard pattern where contacts are distributed across both lateral dimensions. This dimensional optimization allows first and second contact structures to interleave, creating multiple parallel current paths that reduce ESR and enhance capacitive density without significantly increasing manufacturing complexity.

Inventive Principle:
Principle #17Another dimension (Dimensionality change)

2Reliability

If traditional contact arrangement is used, then device structure is simpler, but bandwidth is limited

Engineering Contradiction:
ImprovebandwidthVSAvoidcontact structure arrangement
Core Design Contradiction:
ReliabilityVSDevice complexity

Solution Approach 1:

By segmenting contacts into two groups connected to opposite polarity plates, the patent creates interleaved current paths that reduce inductance and enhance bandwidth. Each contact group can be independently optimized for its electrical function, allowing the overall structure to achieve superior high-frequency performance.

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

The first and second contact structures are merged into a unified checkboard pattern where they interleave and surround each other. This merging creates multiple parallel current paths and reduces the loop area for high-frequency signals, thereby reducing inductance and expanding bandwidth while maintaining a relatively simple manufacturing process.

Inventive Principle:
Principle #5Merging (Combining)

3Reliability

If contacts are arranged to reduce ESR, then capacitive density increases, but manufacturing complexity increases

Engineering Contradiction:
ImproveESR reductionVSAvoidcontact fabrication complexity
Core Design Contradiction:
ReliabilityVSEase of manufacture

Solution Approach 1:

The segmented contact structure allows each contact group to be formed using standard photolithography and etching processes. The first and second contact structures can be defined in separate fabrication steps or simultaneously with different patterning, making the complex checkboard pattern achievable with existing manufacturing tools and processes.

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

The patent optimizes geometric parameters of the checkboard pattern, such as contact pitch, size, and spacing, to achieve ESR reduction while maintaining compatibility with standard fabrication capabilities. By carefully selecting these parameters within manufacturable ranges, the design achieves low ESR without requiring advanced or costly manufacturing processes.

Inventive Principle:
Principle #35Parameter changes

Data Source

PatentUS12525551B2Semiconductor devices and methods of manufacturing thereof
Publication Date: 2026.01.13 TAIWAN SEMICONDUCTOR MANUFACTURING CO LTD
  • US12525551B2 patent drawing
  • US12525551B2 patent drawing
  • US12525551B2 patent drawing

AI summary

A semiconductor device includes a capacitor having a first conductor plate, a second conductor plate, and a portion of a dielectric layer interposed therebetween. The semiconductor device includes a plurality of first contact structures in electrical contact with the first conductor plate. The semiconductor device includes a plurality of second contact structures in electrical contact with the second conductor plate. The plurality of first contact structures and the plurality of second contact structures are laterally arranged in a checkboard pattern, thereby causing each of the plurality of first contact structures to be surrounded by respective four of the plurality of second contact structures.