MIM Capacitor Protective Layer for Chip Manufacturing

Resolve Bottlenecks,
Find Innovative SolutionsGenerate Solutions

Solution Overview

Problem

The integration of passive and active circuit elements in semiconductor chips increases chip size and complexity, leading to potential damage during processing steps and decreased manufacturing efficiency.

Innovation Solution

A method for manufacturing a Metal-Insulator-Metal (MIM) capacitor that includes forming dielectric and conductive layers with a protective layer extending over the capacitor electrodes to shield them from subsequent processing steps, using techniques like Chemical Vapor Deposition and reactive ion etching to define the electrodes and form a protective mask.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Adaptability or versatility

If passive and active circuit elements are integrated in a semiconductor chip, then functionality and performance are improved, but chip size increases and manufacturing complexity increases

Engineering Contradiction:

ImprovefunctionalityVSAvoidmanufacturing complexity

Core Design Contradiction:

Adaptability or versatilityVSDevice complexity

Solution Approach 1:

The patent segments the manufacturing process into distinct stages: forming the MIM capacitor structure first, then adding the protective layer, and finally performing subsequent processing steps. This segmentation allows the capacitor to be isolated and protected during later manufacturing stages, reducing the impact of complexity on the overall process.

Inventive Principle:

Principle #1Segmentation

Solution Approach 2:

The protective layer is formed in advance before subsequent processing steps that could damage the MIM capacitor. This preliminary protective action ensures that the capacitor structure is already shielded when exposed to potential harmful processing conditions, allowing integration of multiple circuit elements without compromising the capacitor.

Inventive Principle:

Principle #10Preliminary action

2Productivity

If the number of chips per semiconductor wafer is increased, then manufacturing cost decreases, but the area occupied by each chip increases

Engineering Contradiction:

Improvenumber of chips per waferVSAvoidchip area

Core Design Contradiction:

ProductivityVSArea of moving object

Solution Approach 1:

The protective layer is implemented as a thin film structure that covers the MIM capacitor electrodes. This thin film provides necessary protection while occupying minimal space, allowing the chip to maintain a compact size and enabling more chips to be manufactured from a single wafer.

Inventive Principle:

Principle #30Flexible shells and thin films

3Adaptability or versatility

If MIM capacitor is manufactured followed by subsequent processing steps, then circuit elements can be integrated, but the MIM capacitor may become damaged or performance degraded

Engineering Contradiction:

Improvecircuit element integrationVSAvoidMIM capacitor performance

Core Design Contradiction:

Adaptability or versatilityVSReliability

Solution Approach 1:

The protective layer is formed beforehand to cushion and protect the MIM capacitor electrodes from damage during subsequent processing steps. This prior protective measure ensures that the capacitor maintains its performance and reliability even when exposed to potentially harmful processing conditions during circuit element integration.

Inventive Principle:

Principle #11Beforehand cushioning (Prior cushioning)

Solution Approach 2:

The protective layer acts as an intermediary between the MIM capacitor electrodes and the subsequent processing steps. It provides a protective barrier that mediates the interaction between the sensitive capacitor structure and the potentially harmful processing environment, allowing integration to proceed without degrading capacitor performance.

Inventive Principle:

Principle #24Intermediary (Mediator)

Applied Scientific Principles

This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.

Function Achieved in This Case

The protective layer effectively shields the MIM capacitor from process-related damage, allowing for more controlled and predictable manufacturing with smoother surfaces and reduced topographic features, enhancing the reliability and efficiency of chip production.

Implementation Method 1

using techniques like Chemical Vapor Deposition and reactive ion etching to define the electrodes and form a protective mask

Methodology Applied

Scientific EffectChemical Vapor Deposition: Chemical Vapour Deposition

Implementation Method 2

using techniques like Chemical Vapor Deposition and reactive ion etching to define the electrodes and form a protective mask

Methodology Applied

Scientific EffectReactive ion etching:

Data Source

PatentUS8629488B2Method for manufacturing an energy storage device and structure therefor

Publication Date: 2014.01.14 SEMICON COMPONENTS IND LLC

AI summary

An energy storage device such as a metal-insulator-metal capacitor and a method for manufacturing the energy storage device. The metal-insulator-metal capacitor includes an insulating material positioned between a bottom electrode or bottom plate and a top electrode or top plate. The surface area of the bottom electrode is greater than the surface area of the insulating material and the surface area of the insulating material is greater than the surface area of the top electrode. The top electrode and the insulating layer have edges that are laterally within and spaced apart from edges of the bottom electrode. A protective layer covers the top electrode, the edges of the top electrode, and the portions of the insulating layer that are uncovered by the top electrode. The protective layer serves as an etch mask during the formation of the bottom electrode.