MIM Capacitor Layout for Etch Tolerance Without Area Loss
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Conventional Metal-Insulator-Metal (MIM) capacitor fabrication methods result in reduced effective area due to the insertion of dummy plates to address uneven etch loading, which compromises the capacitance and process tolerance.
Innovation Solution
The method involves top-down enclosure of openings and replacing dummy plates in the bottom conductor plate layer with those in the top conductor plate layer, maintaining or improving process tolerance while increasing the effective area of the MIM capacitor.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Manufacturing precision
If dummy plates are inserted to address uneven etch loading, then process tolerance is improved, but effective area is reduced
Solution Approach 1:
The patent inverts the conventional approach by removing dummy plates from the bottom conductor plate layer and placing them only in the top conductor plate layer. This reversal eliminates the need for dummy plates in the bottom layer, thereby preventing effective area reduction while still maintaining process tolerance through the top layer dummy plates that balance etch loading.
Solution Approach 2:
The patent extracts dummy plates from the bottom conductor plate layer, removing the harmful element that was reducing effective area. By taking out the dummy plates from the bottom layer and retaining them only in the top layer, the solution eliminates the negative impact on capacitance while preserving the beneficial effect on etch loading uniformity.
2Manufacturing precision
If dummy plates are inserted to prevent etch loading, then etch uniformity is improved, but capacitance is reduced
Solution Approach 1:
The patent inverts the conventional configuration by placing dummy plates only in the top conductor plate layer instead of the bottom layer. This inversion maintains etch uniformity through the top layer dummy plates while eliminating the capacitance reduction caused by dummy plates in the bottom layer, thereby preserving effective area.
Solution Approach 2:
The patent applies local quality by strategically placing dummy plates only where they are most effective for etch loading balance (in the top conductor plate layer) while avoiding their placement in the bottom conductor plate layer where they would harm capacitance. This localized approach optimizes the function of dummy plates while minimizing their negative impact.
Data Source
AI summary
Semiconductor devices, integrated circuits and methods of forming the same are provided. In one embodiment, a semiconductor device includes a metal-insulator-metal structure which includes a bottom conductor plate layer including a first opening and a second opening, a first dielectric layer over the bottom conductor plate layer, a middle conductor plate layer over the first dielectric layer and including a third opening, a first dummy plate disposed within the third opening, and a fourth opening, a second dielectric layer over the middle conductor plate layer, and a top conductor plate layer over the second dielectric layer and including a fifth opening, a second dummy plate disposed within the fifth opening, a sixth opening, and a third dummy plate disposed within the sixth opening. The first opening, the first dummy plate, and the second dummy plate are vertically aligned.