Metal-Insulator-Metal Capacitor Vertical Integration
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Conventional semiconductor capacitors face challenges in increasing integration and capacity while maintaining low resistivity and compatibility with dual damascene processes, often resulting in damaged electrodes and electrical connections due to dry etching and chemical-mechanical polishing issues.
Innovation Solution
A metal-insulator-metal (MIM) capacitor design with a first electrode in a wiring level, a second electrode extending into a surround electrode, and a dielectric film separating the electrodes, allowing for increased surface area and integration, using low resistivity metals like copper and aluminum, and incorporating etch-stop layers to prevent over-etching and oxidation.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Reliability
If polysilicon plates are used in conventional capacitors, then the dielectric film can be formed, but the capacitor requires larger surface area to achieve sufficient capacitance, degrading integration
Solution Approach 1:
The patent transitions from planar two-dimensional capacitor structures to three-dimensional vertical capacitor structures. The capacitor electrodes extend vertically through multiple wiring levels, utilizing the third dimension (height/depth) to increase capacitance without occupying additional substrate area. This vertical stacking approach allows capacitors to be formed within the same footprint as conventional planar capacitors while achieving significantly higher capacitance values.
2Ease of manufacture
If dry etching is used to form capacitor structures, then wiring lines and vias can be formed, but the electrodes and electrical connections are damaged
Solution Approach 1:
The patent performs preliminary protective actions by forming etch-stop layers between the capacitor electrodes and the surrounding dielectric material before the dry etching process. These etch-stop layers are specifically designed to be resistant to the etching chemicals, creating a protective barrier that prevents the etching process from damaging the electrode structures. This preliminary protection ensures that subsequent dual damascene etching processes can proceed without compromising electrode integrity.
3Reliability
If metal electrodes are used to reduce dielectric film thickness, then capacitance increases, but the electrodes are more susceptible to damage from manufacturing processes
Solution Approach 1:
The patent introduces etch-stop layers as intermediary protective structures between the metal electrodes and the harsh manufacturing environment. These etch-stop layers act as mediators that absorb or deflect the harmful effects of dry etching and chemical-mechanical polishing processes, protecting the vulnerable metal electrodes from damage while allowing the manufacturing process to continue. This intermediary protection enables the use of thin dielectric films with metal electrodes without compromising electrode integrity.
4Reliability
If separate processing procedures are used for capacitors and wiring, then each can be optimized, but the fabrication complexity and time increase
Solution Approach 1:
The patent merges the capacitor formation process with the dual damascene wiring formation process into a single integrated fabrication sequence. The capacitor electrodes, dielectric layers, and etch-stop structures are formed simultaneously with the wiring lines and vias using the same etching and deposition steps. This consolidation eliminates separate processing procedures, reducing fabrication complexity and time while maintaining the ability to optimize both capacitor and wiring structures within the unified process.
Applied Scientific Principles
This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.
Function Achieved in This Case
The design enhances capacitance and integration by increasing the effective surface area of the capacitor while maintaining high integration and reducing parasitic capacitance, and allows for simultaneous formation of capacitors and wiring lines, reducing fabrication complexity and time.
Implementation Method 1
a dielectric film separating the first electrode from the second electrode
Data Source
AI summary
A metal-insulator-metal capacitor includes a first electrode in a first wiring level, a second electrode above the first wiring level and extending into a first portion of the first electrode that surrounds the second electrode, and a dielectric film separating the first electrode from the second electrode.