MIM Decoupling Capacitor for SOC Noise Filtering
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Decoupling capacitors in semiconductor systems-on-chip (SOCs), particularly those with polysilicon electrodes, suffer from capacitance variations and parasitic effects due to doping characteristics, leading to inadequate noise filtering performance.
Innovation Solution
Implementing metal-insulator-metal (MIM) decoupling capacitors fabricated using semiconductor fabrication techniques, which are better isolated from the substrate and can be integrated with minimal additional process steps, using conductive materials for electrodes and high dielectric constant insulating layers, allowing for improved uniformity and reduced parasitic effects.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Adaptability or versatility
If polysilicon decoupling capacitors are used in SOCs, then they can be integrated with memory devices, but they suffer from capacitance variations and large voltage coefficient due to doping characteristics
Solution Approach 1:
The patent changes the material parameter from polysilicon to metal electrodes, fundamentally altering the electrical characteristics. This eliminates doping-related capacitance variations and voltage coefficient issues while maintaining compatibility with existing memory device fabrication processes
Solution Approach 2:
The patent employs a composite structure with metal electrodes and high-k dielectric materials. This combination provides both the electrical stability of metal and the high capacitance density of high-k materials, resolving the contradiction between integration capability and capacitance uniformity
2Object-affected harmful factors
If polysilicon decoupling capacitors are used, then they can provide noise filtering, but they exhibit problematic parasitic effects
Solution Approach 1:
The patent replaces polysilicon electrodes with metal electrodes, using materials that are more abundant and easier to process. This substitution eliminates the parasitic effects associated with polysilicon doping while maintaining the noise filtering function through the metal's superior electrical properties
3Object-affected harmful factors
If traditional decoupling capacitors are integrated into SOCs, then noise filtering is provided, but they consume valuable substrate space that could be used for logic components
Solution Approach 1:
The patent changes the dielectric material parameter to high-k materials, which provide the same capacitance in a smaller volume. This parameter change enables reduced capacitor footprint while maintaining noise filtering performance, freeing up substrate space for additional logic components
Solution Approach 2:
The patent utilizes vertical stacking of capacitor layers to increase capacitance density in the vertical dimension. This allows the capacitor to occupy less horizontal substrate area while providing sufficient capacitance for noise filtering, effectively moving the solution from a 2D to a 3D approach
Applied Scientific Principles
This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.
Function Achieved in This Case
The MIM decoupling capacitors provide enhanced noise filtering performance by minimizing capacitance variations and parasitic effects, while also freeing up substrate space for additional logic components and reducing material and time costs during fabrication.
Implementation Method 1
forming an insulating layer above the bottom electrode layer... using conductive materials for electrodes and high dielectric constant insulating layers
Data Source
AI summary
Provided is decoupling capacitor device. The decoupling capacitor device includes a first dielectric layer portion that is deposited in a deposition process that also deposits a second dielectric layer portion for a non-volatile memory cell. Both portions are patterned using a single mask. A system-on-chip (SOC) device is also provided, the SOC include an RRAM cell and a decoupling capacitor situated in a single inter-metal dielectric layer. Also a method for forming a process-compatible decoupling capacitor is provided. The method includes patterning a top electrode layer, an insulating layer, and a bottom electrode layer to form a non-volatile memory element and a decoupling capacitor.