MIM Memory Cell Structure for Scalable RRAM and PCRAM Integration
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Flash memory faces scaling difficulties, prompting the exploration of alternative nonvolatile memory technologies like RRAM and PCRAM, which require innovative semiconductor device fabrication methods to achieve fast read and write times, non-destructive reads, and high scalability.
Innovation Solution
The method involves forming a semiconductor device with a metal-insulator-metal (MIM) structure, including a dielectric layer, conductive patterns, and a data storage material, where the insulating layer can be a resistance variable material for RRAM or a phase change material for PCRAM, integrated within an interconnect structure to enable efficient data storage and retrieval.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Quantity of substance
If flash memory is scaled down to achieve higher density, then storage capacity increases, but manufacturing precision and device reliability deteriorate due to scaling difficulties
Solution Approach 1:
The patent transitions from planar flash memory structures to three-dimensional vertical structures, including vertical channels, stacked memory cells, and multi-layer interconnects. This dimensional change allows continued capacity scaling without proportionally reducing feature sizes, thereby maintaining manufacturing precision while increasing storage density.
Solution Approach 2:
The patent implements nested structures where memory cells are stacked vertically within compact footprints, interconnect layers are nested within dielectric layers, and functional components are integrated in overlapping configurations. This nesting enables higher capacity within the same area without requiring proportional scaling of individual feature dimensions.
2Adaptability or versatility
If conventional fabrication processes are used for new memory structures, then process compatibility is maintained, but device performance and scalability worsen due to step height issues and plasma damage
Solution Approach 1:
The patent performs preliminary planarization through CMP (chemical mechanical polishing) and filler deposition before subsequent fabrication steps. This preliminary action creates a flat surface that prevents step height issues in later processing, allowing conventional fabrication processes to be used without compromising device performance or scalability.
Solution Approach 2:
The patent introduces intermediary layers including dielectric fillers, barrier layers, and adhesion layers between structural components. These intermediary elements mediate between different materials and processes, preventing plasma damage to sensitive regions while maintaining compatibility with standard fabrication workflows.
3Quantity of substance
If critical dimensions are reduced to increase density, then storage capacity increases, but device operation and manufacturing precision worsen
Solution Approach 1:
The patent scales vertically rather than laterally, using multi-story memory cell stacks and vertical channel structures. This allows storage density to increase through the third dimension while critical dimensions in the lateral plane remain large enough to maintain manufacturing precision and device operation.
Solution Approach 2:
The patent divides the memory structure into discrete, modular units including individual memory cells, word lines, bit lines, and interconnect layers. This segmentation allows each component to be independently optimized and manufactured with appropriate tolerances, maintaining precision while achieving high overall density through the multiplicative effect of multiple segments.
Applied Scientific Principles
This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.
Function Achieved in This Case
This approach allows for the formation of semiconductor devices with reduced critical dimensions, improved device operation, and integration within the interconnect structure, preventing step height issues and plasma damage, thus enhancing performance and scalability.
Implementation Method 1
the insulating layer can be a resistance variable material for RRAM
Implementation Method 2
the insulating layer can be a phase change material for PCRAM
Data Source
AI summary
A semiconductor device includes a first electrode, a first dielectric layer, a second electrode and an insulating layer. The first dielectric layer is disposed on the first electrode. The second electrode is disposed in the first dielectric layer. The insulating layer is disposed in the first dielectric layer and between the second electrode and the first electrode and between the second electrode and the first dielectric layer. The first electrode and the second electrode are electrically isolated by the insulating layer.