MIM Storage Node Fullerene Layer Nano-Scale Reliability
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
In semiconductor memory devices, the transition from micron to nano-scale circuit lines poses challenges for maintaining the metal-insulator-silicone (MIS) structure, leading to potential breakdown and increased resistance deviations in metal-insulator-metal (MIM) structures, which can result in device malfunction and upper metal layer damage.
Innovation Solution
A non-volatile memory device with a storage node featuring a metal-insulator-metal (MIM) structure, including a first and second metal layer, a first and second insulating layer, and nano-structure layers such as fullerene layers, which are strategically positioned to enhance durability and reduce resistance deviations, with operational voltages applied to maintain or alter data states.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Productivity
If the width of the circuit line is decreased to the nano unit level to increase integration density, then the integration density is improved, but the metal-insulator-silicon structure breaks down and the upper metal layer becomes damaged
Solution Approach 1:
The patent changes the material parameters of the storage node by replacing the conventional metal-insulator-silicon structure with a metal-insulator-metal structure. Specifically, the upper metal layer is changed from silicon to a metal material (such as tungsten or cobalt), and the insulator layer composition is optimized to maintain structural integrity at nano-scale dimensions while enabling higher integration density
Solution Approach 2:
The patent employs composite material structures in the storage node, combining metal layers with insulator layers in a metal-insulator-metal configuration. This composite structure provides both the mechanical strength needed to prevent breakdown at nano-scale and the electrical properties required for memory operation, thereby maintaining reliability while achieving higher integration density
2Ease of manufacture
If a conventional metal-insulator-metal structure is used in nano process, then the structure can be formed, but resistance deviation increases and upper metal layer damage occurs
Solution Approach 1:
The patent applies local quality optimization by carefully selecting different metal materials for the lower and upper metal layers, and optimizing the insulator layer properties in specific regions. The upper metal layer uses materials with lower stress and better adhesion properties, while the insulator layer composition and thickness are locally optimized to minimize resistance deviation and prevent metal layer damage during nano-scale fabrication
3Productivity
If the circuit line width is reduced to nano unit level, then integration density increases, but the storage node structure becomes unstable and prone to breakdown
Solution Approach 1:
The patent uses composite material structures with metal-insulator-metal layers where each layer is carefully selected for its mechanical and electrical properties. The metal layers provide structural stability and electrical conductivity, while the insulator layer provides mechanical support and electrical isolation, creating a stable composite structure that maintains integrity at nano-scale dimensions
Solution Approach 2:
The patent optimizes critical parameters including the thickness of each layer, the material composition of metals and insulators, and the interface properties between layers. These parameter changes are specifically tailored to enhance structural stability at nano-scale while maintaining the desired electrical characteristics for memory operation
Applied Scientific Principles
This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.
Function Achieved in This Case
The proposed solution effectively reduces damage to the upper metal layer and minimizes resistance deviations, ensuring stable and reproducible operation of the memory device by leveraging the structural integrity provided by fullerene nano-structure layers within the MIM structure.
Implementation Method 1
A non-volatile memory device with a storage node featuring a metal-insulator-metal (MIM) structure, including a first and second metal layer, a first and second insulating layer, and nano-structure layers such as fullerene layers
Data Source
AI summary
A storage node having a metal-insulator-metal structure, a non-volatile memory device including a storage node having a metal-insulator-metal (MIM) structure and a method of operating the same are provided. The memory device may include a switching element and a storage node connected to the switching element. The storage node may include a first metal layer, a first insulating layer and a second metal layer, sequentially stacked, and a nano-structure layer. The storage node may further include a second insulating layer and a third metal layer. The nano-structure layer, which is used as a carbon nano-structure layer, may include at least one fullerene layer.