Mitigating Third-Order Intermodulation Distortion in Tunable Capacitors

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Current methods lack explicit design techniques for selecting tunable capacitors and optimizing circuit parameters to effectively mitigate third-order intermodulation distortion in electronic circuits, particularly in systems with voltage-tunable capacitors.

Innovation Solution

The method involves estimating the IP3 of electronic circuits using an empirical equation (IP3 ~ IP3o − 20 log Q + 10 log F + 10 log C − 17.3 log k dBm) and optimizing factors such as IP3o, Q, F, C, and k by techniques like altering varactor composition, applying DC bias, and adjusting impedance matching to reduce derivatives and enhance capacitance, thereby minimizing third-order intermodulation distortion.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Adaptability or versatility

If voltage tunable capacitors are used to enable frequency tuning, then adaptability is improved, but third order inter-modulation distortion increases

Engineering Contradiction:
Improvefrequency tuning capabilityVSAvoidthird order inter-modulation distortion
Core Design Contradiction:
Adaptability or versatilityVSObject-generated harmful factors

Solution Approach 1:

The patent applies parameter changes by modifying the empirical equation to include additional factors (Q, F, C, k) that characterize the voltage tunable capacitor's performance. By changing the equation parameters to account for quality factor, frequency, capacitance, and coupling coefficient, the design can predict and optimize IP3 performance while maintaining frequency tuning capability through voltage control.

Inventive Principle:
Principle #35Parameter changes

Solution Approach 2:

The patent employs preliminary action by using the modified empirical equation to estimate IP3 during the design phase before actual circuit implementation. This allows designers to predict distortion levels and adjust capacitor parameters (Q, F, C, k) in advance to achieve desired IP3 performance, rather than measuring and correcting distortion after circuit assembly.

Inventive Principle:
Principle #10Preliminary action

2Manufacturing precision

If explicit design techniques are developed for selecting tunable capacitors, then manufacturing precision is improved, but device complexity increases

Engineering Contradiction:
Improvecapacitor selection precisionVSAvoiddesign technique complexity
Core Design Contradiction:
Manufacturing precisionVSDevice complexity

Solution Approach 1:

The patent applies self-service by creating a design methodology where the modified empirical equation serves as a self-contained tool that incorporates all necessary factors (IP3o, Q, F, C, k). The equation itself provides the guidance for capacitor selection and circuit parameter optimization without requiring external complex design procedures or iterative simulations.

Inventive Principle:
Principle #25Self-service

3Reliability

If circuit parameters are optimized to reduce distortion, then reliability is improved, but ease of manufacture deteriorates

Engineering Contradiction:
Improvedistortion performanceVSAvoidcircuit optimization complexity
Core Design Contradiction:
ReliabilityVSEase of manufacture

Solution Approach 1:

The patent applies parameter changes by transforming the complex multi-factor optimization problem into a straightforward equation-based approach. By incorporating Q, F, C, and k parameters into the empirical equation, designers can directly calculate the required parameter values to achieve target IP3 performance, simplifying the manufacturing process while ensuring reliable distortion performance.

Inventive Principle:
Principle #35Parameter changes

Applied Scientific Principles

This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.

Function Achieved in This Case

This approach effectively mitigates third-order intermodulation distortion by optimizing circuit parameters, leading to improved performance in electronic circuits by increasing IP3o, minimizing reactive components, and optimizing frequency and capacitance values, resulting in reduced distortion levels.

Implementation Method 1

IP3o is related to the second and higher order derivatives of a C=f(V) function of a Varactor

Methodology Applied
Scientific EffectVoltage-dependent capacitance: Capacitance

Implementation Method 2

applying a DC bias electric field vector in a direction not parallel to an RF electric field within tunable dielectric material in the varactor

Methodology Applied
Scientific EffectElectro-optic effect: Electro-Optic Effects

Data Source

PatentUS7379711B2Method and apparatus capable of mitigating third order inter-modulation distortion in electronic circuits
Publication Date: 2008.05.27 NXP USA INC
  • US7379711B2 patent drawing
  • US7379711B2 patent drawing
  • US7379711B2 patent drawing

AI summary

An embodiment of the present invention provides a method of mitigating third order inter-modulation distortion in electronic circuits, comprising estimating an IP3 of the circuits using an empirical equation which includes at least one or more of the factors IP3˜IP3o−20 log Q+10 log F+10 log C−17.3 log k dBm and optimizing one or more of the factors such that the third order inter-modulation distortion is mitigated.