Mixed Threshold Voltage Memory Switching Circuit
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Existing communication systems in integrated circuits face challenges in balancing low power consumption with high-frequency operations, particularly in system on a chip (SoC) implementations where communication peripherals need to operate efficiently while minimizing power usage.
Innovation Solution
The proposed solution involves a communications circuit with a switching mechanism that dynamically switches data between two memory portions with different threshold voltage transistors, enabling power-saving by disabling the higher-leakage power domain during initial data reception and switching to it only when the lower-leakage domain is full.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Speed
If transistors with lower threshold voltages are used to achieve higher frequency operations, then operational frequency is improved, but current leakage increases and power consumption increases
Solution Approach 1:
The memory is divided into two separate portions: a first memory portion using high-threshold voltage transistors for low-power operation, and a second memory portion using low-threshold voltage transistors for high-speed operation. This segmentation allows each portion to be optimized for its specific function, resolving the contradiction between speed and power consumption.
Solution Approach 2:
Different regions of the memory are assigned different transistor characteristics tailored to their specific operational requirements. The first memory portion uses transistors optimized for low leakage (high threshold voltage), while the second memory portion uses transistors optimized for high speed (low threshold voltage), allowing each local region to have the quality needed for its function.
2Loss of energy
If transistors with higher threshold voltages are used to reduce current leakage, then power consumption is reduced, but operational frequency decreases
Solution Approach 1:
The memory is segmented into two portions with different transistor characteristics. The first memory portion uses high-threshold voltage transistors for low-power operation, while the second memory portion uses low-threshold voltage transistors for high-speed operations, allowing both power savings and high frequency operation to coexist in the system.
Solution Approach 2:
Different regions of the memory are assigned different transistor characteristics. The first memory portion has transistors optimized for low power consumption (high threshold voltage), while the second memory portion has transistors optimized for high frequency operation (low threshold voltage), allowing each region to achieve its local optimization goal.
3Loss of energy
If multiple power domains are implemented to satisfy both low-power and high-frequency requirements, then both power consumption and operational frequency requirements are met, but device complexity increases
Solution Approach 1:
The patent merges the first memory portion and second memory portion into a single integrated memory structure within one power domain, eliminating the need for separate power domains and their associated voltage rails and control circuitry. This combining approach reduces device complexity while still allowing the system to meet both low-power and high-frequency requirements through the differentiated transistor implementations.
Data Source
AI summary
A communications circuit with an input port, a switching circuit coupled to the input port, and a first and second memory coupled to the switching circuit. The communications circuit also includes controlling circuitry adapted to operate the switching circuit to couple data received at the input port to the first memory while the second memory is disabled from power and to couple data received at the input port to the second memory once the first memory is filled with valid data.