Mixed-Use Memory Array with Polysilicon Resistors
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Existing nonvolatile memory arrays face challenges in achieving erasable or multi-state memory cells using conventional semiconductor materials, as they are difficult to scale to small sizes and require complex fabrication processes, especially with exotic materials like chalcogenides.
Innovation Solution
A mixed-use memory array is developed using polysilicon resistors with diodes, allowing for the formation of memory cells with three or four stable resistivity states, enabling one-time programmable or rewriteable capabilities by applying electrical pulses, and reducing leakage current through diode-based two-terminal devices.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Adaptability or versatility
If floating gate and SONOS memory cells are used to achieve erasable or multi-state capabilities, then the memory cells can store multiple data states, but the device complexity and fabrication difficulty increase significantly
Solution Approach 1:
The patent changes the physical parameter being utilized for data storage from charge storage (floating gate/SONOS) to resistivity states of polysilicon material. By applying electrical pulses to switch between multiple stable resistivity states, the memory cell achieves multi-state capability using conventional semiconductor materials and simpler fabrication processes
Solution Approach 2:
The patent replaces expensive and complex exotic materials (chalcogenides) with conventional polysilicon that can be easily fabricated using standard semiconductor manufacturing processes. This substitution reduces fabrication complexity while maintaining multi-state functionality
2Adaptability or versatility
If chalcogenide materials are used to achieve multi-state memory cells, then the memory cells can exhibit multiple resistivity states, but the ease of manufacture decreases due to difficulties in working with exotic materials
Solution Approach 1:
The patent changes the material parameter from exotic chalcogenides to conventional polysilicon, utilizing electrical pulse-induced resistivity switching in polysilicon to achieve multiple stable states. This material substitution dramatically improves ease of manufacture while maintaining multi-state capability
Solution Approach 2:
The patent uses homogeneous conventional semiconductor materials (polysilicon) throughout the memory cell structure, eliminating the need to work with difficult-to-process exotic materials. This homogeneity simplifies the manufacturing process and improves ease of fabrication
3Productivity
If memory arrays are scaled to small dimensions to increase density, then the productivity and capacity increase, but the fabrication complexity and difficulty increase
Solution Approach 1:
The patent utilizes resistivity switching in polysilicon, which can be reliably achieved at small dimensions using conventional fabrication processes. This approach maintains fabrication simplicity while enabling scaling to small dimensions for increased memory density
Solution Approach 2:
The patent creates a universal memory cell design using conventional polysilicon that can be scaled to small dimensions and fabricated using standard processes. This universal approach enables both high density and ease of manufacture
Applied Scientific Principles
This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.
Function Achieved in This Case
The solution enables the creation of dense, scalable nonvolatile memory arrays with reduced leakage current, allowing for efficient switching between multiple data states, enhancing the flexibility and reliability of memory cell operations.
Implementation Method 1
reducing leakage current through diode-based two-terminal devices
Implementation Method 2
each memory cell comprising a memory element comprising a switchable resistance material configurable to one of at least three resistivity states
Data Source
AI summary
A method for using a mixed-use memory array with different data states is disclosed. In one preferred embodiment, a memory array is provided comprising a plurality of memory cells, each memory cell comprising a memory element comprising a switchable resistance material configurable to one of at least three resistivity states. A first set of memory cells uses X resistivity states to represent X respective data states, and a second set of memory cells uses Y resistivity states to represent Y respective data states, wherein X≠Y.