Multi-Level Cell Access Buffer with Dual-Function Inverter
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Multi-level cell (MLC) flash memory technologies face challenges in efficiently programming and verifying threshold voltage levels, leading to potential data loss and device malfunction due to spurious operations caused by varying supply voltages and improper value storage in registers.
Innovation Solution
An access buffer system is introduced, comprising a single-ended input, first and second latches, and a complement signal producer, which operates in two modes to manage input bits and values from memory locations, ensuring accurate programming and verification of threshold voltages by using a driving inverter and feedback data holder to prevent interference and maintain signal margin.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Quantity of substance
If multi-level cell flash memory is used to increase storage density, then memory capacity is improved, but programming reliability deteriorates due to spurious operations from varying supply voltages
Solution Approach 1:
The patent applies preliminary action by pre-charging the bit line to a specific voltage level (e.g., VBL_PRE) before the actual programming operation begins. This pre-conditioning of the electrical environment ensures that when programming occurs, the supply voltage is already stabilized, preventing spurious operations. The method prepares the memory cell and circuitry in advance with appropriate voltage levels, so that the critical programming transition is not affected by voltage fluctuations.
Solution Approach 2:
The patent implements feedback through verification operations that read back the programmed data to confirm successful writing. After programming a memory cell, the system performs a read operation to verify the threshold voltage has changed as intended. If verification fails, the system can retry the programming operation or detect potential cell defects. This closed-loop feedback mechanism ensures programming reliability even in the presence of varying supply voltages during MLC operations.
2Ease of operation
If conventional two-level flash memory is used, then programming simplicity is maintained, but storage density is limited
Solution Approach 1:
The patent applies parameter changes by utilizing multiple threshold voltage levels within the same memory cell structure. Instead of the conventional two-level scheme (erased and programmed states), MLC technology creates at least three distinct threshold voltage distributions (e.g., Vth0, Vth1, Vth2) by controlling the amount of charge trapped in the floating gate. This allows each cell to store multiple bits of information based on which voltage level the cell settles at, dramatically increasing storage density while using the same physical cell architecture.
Solution Approach 2:
The patent implements universality by designing the memory system to handle both single-level and multi-level cell operations through a unified programming and verification architecture. The same basic programming circuitry and control logic can operate with either SLC or MLC configurations, allowing the system to adapt to different density requirements. The verification mechanism also serves dual purposes: verifying successful programming in SLC mode and detecting potential issues in MLC mode, making the system versatile across different memory organization schemes.
3Quantity of substance
If multi-level cell programming is performed, then storage capacity is increased, but verification complexity increases due to multiple threshold voltage levels
Solution Approach 1:
The patent applies segmentation by dividing the MLC programming operation into distinct phases: lower page programming followed by upper page programming. Each page is programmed and verified separately using specific pass/fail voltage thresholds. The verification process is segmented into multiple read operations at different voltage levels to determine which threshold distribution the cell occupies. This phased approach breaks down the complex MLC verification task into manageable steps, reducing overall verification complexity.
Solution Approach 2:
The patent implements partial action by performing verification operations that check only the critical threshold transitions needed for reliable operation. Rather than exhaustively testing all possible threshold voltage combinations, the verification focuses on confirming that the programmed data falls within acceptable margin ranges for the intended storage level. This selective verification approach reduces complexity while maintaining reliability by checking only the most critical parameters.
Data Source
AI summary
An access buffer, such as page buffer, for writing to non-volatile memory, such as Flash, using a two-stage MLC (multi-level cell) operation is provided. The access buffer has a first latch for temporarily storing the data to be written. A second latch is provided for reading data from the memory as part of the two-stage write operation. The second latch has an inverter that participates in the latching function when reading from the memory. The same inverter is used to produce a complement of an input signal being written to the first latch with the result that a double ended input is used to write to the first latch.