MLC Flash Memory Auxiliary Programming for Voltage Distribution

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

In multi-level cell (MLC) flash memory devices, the programming process often results in wide variation of threshold voltage distributions due to interference from adjacent cells, particularly when transitioning from an erased state to a [01] state, leading to potential read operation failures due to minimal margin between threshold voltage distribution and read voltage.

Innovation Solution

The method involves performing an auxiliary program operation to raise the threshold voltage of memory cells to above 0 V before programming the least significant bit (LSB) and most significant bit (MSB), minimizing bias differences and reducing interference from adjacent cells by ensuring a majority of memory cells have a positive threshold voltage, thereby achieving a uniform and narrow threshold voltage distribution.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Manufacturing precision

If programming is performed directly from erased state to [01] state using conventional ISPP method, then programming speed is maintained, but threshold voltage distribution width increases due to maximum interference from adjacent cells

Engineering Contradiction:
Improvethreshold voltage distribution widthVSAvoidprogramming speed
Core Design Contradiction:
Manufacturing precisionVSProductivity

Solution Approach 1:

The patent applies preliminary action by performing an auxiliary program operation before the main programming operation. This preliminary step raises the threshold voltage of memory cells from negative (erased state) to positive values, creating a buffer zone that reduces interference from adjacent cells during subsequent programming operations, thereby narrowing the threshold voltage distribution width while maintaining programming efficiency

Inventive Principle:
Principle #10Preliminary action

2Reliability

If programming is performed from erased state to [01] state, then data storage capacity is achieved, but read operation reliability decreases due to minimal margin between threshold voltage distribution and read voltage

Engineering Contradiction:
Improveread operation reliabilityVSAvoidthreshold voltage distribution uniformity
Core Design Contradiction:
ReliabilityVSManufacturing precision

Solution Approach 1:

The auxiliary program operation serves as a preliminary action that shifts the threshold voltage distribution to positive values before main programming. This creates a safety margin between the threshold voltage distribution and read voltages, preventing read operation failures that would occur when the distribution is too close to read voltages in conventional direct programming methods

Inventive Principle:
Principle #10Preliminary action

3Manufacturing precision

If conventional programming method is used without auxiliary program, then device complexity is minimized, but interference from adjacent cells maximizes causing threshold voltage variation

Engineering Contradiction:
Improvethreshold voltage control precisionVSAvoidprogramming operation complexity
Core Design Contradiction:
Manufacturing precisionVSDevice complexity

Solution Approach 1:

The patent segments the programming operation into two distinct phases: an auxiliary program operation that prepares memory cells by raising their threshold voltage to positive values, and a main programming operation that performs the actual data programming. This segmentation allows each phase to be optimized independently, with the auxiliary phase specifically targeting interference reduction while the main phase focuses on data storage

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

The auxiliary program operation acts as an intermediary step between the erased state and the final programmed state. This intermediate phase creates a transitional state where memory cells have positive threshold voltages, which serves as a buffer that reduces the harmful interference effects from adjacent cells during the main programming operation

Inventive Principle:
Principle #24Intermediary (Mediator)

Applied Scientific Principles

This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.

Function Achieved in This Case

This approach effectively reduces the variation width of threshold voltage distributions, enhancing the accuracy of programming and reducing the likelihood of read operation failures by minimizing interference from adjacent cells, resulting in more reliable data storage.

Implementation Method 1

A program operation of the flash memory device is accomplished by Fowler-Nordheim Tunneling. A predetermined program voltage is applied to a word line of selected memory cells, and a ground voltage is applied to a bit line thereof. To prevent unselected memory cells from being programmed, a power voltage Vcc is applied to a bit line of the unselected memory cells. Once the program voltage is applied to the word line and the ground voltage is applied to the bit line, a high electric field results between a floating gate and a channel of a memory cell. Thus, tunneling occurs, where electrons of a channel pass through a tunnel oxide between a floating gate and a channel due to the electric field.

Methodology Applied
Scientific EffectFowler-Nordheim Tunneling:

Data Source

PatentUS7701768B2Method for programming multi-level cell flash memory device
Publication Date: 2010.04.20 SK HYNIX INC
  • US7701768B2 patent drawing
  • US7701768B2 patent drawing
  • US7701768B2 patent drawing

AI summary

A method for programming an MLC flash memory device minimizes interference between adjacent cells during a program operation, such that threshold voltage distribution becomes narrow and uniform. According to the method, an auxiliary program operation is performed on memory cells to be programmed, such that a majority of the memory cells have a positive threshold voltage. An LSB of a particular memory cell is programmed to a predetermined level, and data of the programmed LSB is sensed. An MSB of the particular memory cell is programmed to a predetermined level according to the sensed data of the LSB.