Concurrent Memory Operations via MMU Coprocessor Unmapping

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Conventional memory devices often restrict concurrent operations, such as read or erase, during a write operation within the same partition, leading to inefficiencies and potential delays in processing.

Innovation Solution

Implementing a technique that allows for concurrent memory operations by unmapping virtual memory addresses involved in a write operation, using a memory management unit (MMU) coprocessor, to enable read or erase operations in different memory locations within the same partition without causing conflicts, and handling exceptions to manage overlapping memory access.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Productivity

If concurrent memory operations are allowed during write operations, then productivity and operational efficiency are improved, but reliability and data integrity may deteriorate due to potential conflicts and overlaps

Engineering Contradiction:
Improveoperational efficiencyVSAvoiddata integrity
Core Design Contradiction:
ProductivityVSReliability

Solution Approach 1:

The memory device is divided into multiple independent partitions, allowing concurrent write operations in one partition while read operations occur in another partition without interference. This spatial segmentation resolves the contradiction by enabling productivity improvement through concurrency while maintaining reliability through isolation of operations in separate memory spaces.

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

A memory management unit (MMU) coprocessor acts as an intermediary to manage and coordinate concurrent memory operations. The MMU handles address translation, operation scheduling, and conflict detection, allowing the system to safely perform concurrent operations that improve productivity while the MMU ensures data integrity by preventing harmful overlaps.

Inventive Principle:
Principle #24Intermediary (Mediator)

2Reliability

If separate partitions are used to avoid conflicts during concurrent operations, then reliability is maintained, but device complexity and memory structure become more restrictive

Engineering Contradiction:
Improveconflict avoidanceVSAvoidpartition structure
Core Design Contradiction:
ReliabilityVSDevice complexity

Solution Approach 1:

The memory device is designed with multi-functional capabilities where a single partition can simultaneously support both write and read operations through the use of an MMU coprocessor. This eliminates the need for dedicated separate partitions for different operation types, reducing device complexity while maintaining reliability through intelligent operation management rather than physical separation.

Inventive Principle:
Principle #6Universality (Multi-functionality)

Solution Approach 2:

The MMU coprocessor serves as an intermediary layer that enables a single partition to safely handle multiple operation types concurrently. By managing address translation and operation coordination, the MMU allows one partition to fulfill multiple functions that previously required separate partitions, thereby reducing structural complexity while preserving conflict avoidance.

Inventive Principle:
Principle #24Intermediary (Mediator)

3Reliability

If write operations block other operations in the same partition, then data integrity is ensured, but productivity and processing speed decrease due to delays

Engineering Contradiction:
Improvedata integrityVSAvoidprocessing speed
Core Design Contradiction:
ReliabilityVSProductivity

Solution Approach 1:

By segmenting memory into multiple partitions and allowing operations to occur in different partitions simultaneously, the system maintains data integrity within each partition while improving overall processing speed through parallel execution of operations across partitions.

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

The system enables continuous useful action by allowing read operations to proceed without being blocked by write operations when they occur in different partitions. The MMU ensures that write operations complete their data integrity requirements while read operations continue uninterrupted, maximizing productivity without sacrificing reliability.

Inventive Principle:
Principle #20Continuity of useful action

4Productivity

If virtual address unmapping is implemented to enable concurrent operations, then productivity is improved, but device complexity increases due to MMU requirements

Engineering Contradiction:
Improveconcurrent operation capabilityVSAvoidMMU coprocessor
Core Design Contradiction:
ProductivityVSDevice complexity

Solution Approach 1:

The MMU coprocessor is introduced as an intermediary that enables concurrent operations through virtual address unmapping and management. While this increases device complexity by adding the MMU component, it unlocks significant productivity gains by allowing multiple operations to proceed simultaneously without conflicts, with the MMU handling the complexity of coordination and address management.

Inventive Principle:
Principle #24Intermediary (Mediator)

Data Source

PatentUS9600414B2Concurrent memory operations
Publication Date: 2017.03.21 MICRON TECHNOLOGY INC
  • US9600414B2 patent drawing
  • US9600414B2 patent drawing
  • US9600414B2 patent drawing

AI summary

Subject matter disclosed herein relates to performing concurrent memory operations.