Mode-Switching Buffer Circuit With Dynamic Voltage Adjustment

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Existing buffer circuits in semiconductor apparatuses are prone to glitches and noise, leading to erroneous outputs and temporary abnormal operations, and existing methods for filtering glitches are inadequate.

Innovation Solution

A buffer circuit with a power control circuit, inverting circuit, and voltage adjustment circuit that dynamically adjusts power supply voltages based on input signals and mode signals to stabilize output signals, operating in either a Schmitt trigger inverter mode or general inverter mode to mitigate noise effects.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Reliability

If a general buffer circuit is used to amplify and buffer input signals, then the circuit can provide basic signal buffering functionality, but it is prone to glitches and noise that cause erroneous outputs and temporary abnormal operations

Engineering Contradiction:
Improveoutput signal reliabilityVSAvoidnoise and glitches
Core Design Contradiction:
ReliabilityVSObject-affected harmful factors

Solution Approach 1:

The buffer circuit dynamically switches between two operation modes (first operation mode and second operation mode) based on the input signal characteristics. The power control circuit adjusts the power supply voltages in real-time to adapt to different signal conditions, thereby reducing noise-induced glitches while maintaining reliable operation

Inventive Principle:
Principle #15Dynamics

Solution Approach 2:

The circuit changes the power supply voltage parameters dynamically. In the first operation mode, the power control circuit provides different power supply voltages (first power supply voltage and second power supply voltage) to the inverting circuit based on the input signal. In the second operation mode, it provides a fixed power supply voltage. This parameter change allows the circuit to suppress noise and glitches while maintaining signal buffering functionality

Inventive Principle:
Principle #35Parameter changes

2Reliability

If the power control circuit dynamically adjusts power supply voltages based on input signals, then noise-induced glitches are reduced, but the circuit complexity increases

Engineering Contradiction:
Improvenoise reductionVSAvoidcircuit structure
Core Design Contradiction:
ReliabilityVSDevice complexity

Solution Approach 1:

The power control circuit serves multiple functions: it monitors the input signal, determines the operation mode, adjusts the power supply voltages, and controls the inverting circuit. By making the power control circuit multi-functional, the patent reduces the need for separate dedicated circuits for each function, thereby managing complexity while achieving noise reduction

Inventive Principle:
Principle #6Universality (Multi-functionality)

3Reliability

If the buffer circuit operates in first operation mode with dynamic voltage adjustment, then noise filtering is improved, but the signal delay increases

Engineering Contradiction:
Improvesignal stabilityVSAvoidsignal delay
Core Design Contradiction:
ReliabilityVSLoss of time

Solution Approach 1:

The buffer circuit dynamically switches between operation modes based on signal conditions. When the input signal is stable, it operates in the second operation mode with fixed power supply voltages for fast response. When noise or glitches are detected, it switches to the first operation mode with dynamic voltage adjustment for noise filtering. This dynamic mode switching balances signal stability and delay

Inventive Principle:
Principle #15Dynamics

Data Source

PatentUS12451886B2Buffer circuit capable of reducing noise
Publication Date: 2025.10.21 SK HYNIX INC
  • US12451886B2 patent drawing
  • US12451886B2 patent drawing
  • US12451886B2 patent drawing

AI summary

A buffer circuit includes a power control circuit, an inverting circuit, and a voltage adjustment circuit. The power control circuit is configured to provide voltages based on an input signal and a mode signal, and the inverting circuit is configured to receive and invert the voltages to generate an output signal. The voltage adjustment circuit is configured to adjust voltage levels based on the mode signal and the output signal.