Modular EEG System Serial ADC Architecture
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Existing portable electroencephalographs (EEGs) face limitations in data transfer speed due to multiple electronic modules communicating over a single bus, and the inclusion of CPUs in each module increases production costs.
Innovation Solution
A modular EEG system with separate ADC modules connected via direct serial connections to an embedded computer running a real-time operating system (RTOS), and optionally a field-programmable gate array (FPGA), allowing for high-speed data transfer without individual CPUs in each module, and enabling wireless communication through a communications computer.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Speed
If multiple electronic modules communicate via a single bus, then device complexity is reduced, but data transfer speed is limited
Solution Approach 1:
The system divides the communication architecture into multiple independent serial communication channels, each connecting individual ADC modules directly to the embedded CPU. This segmentation eliminates the single bus bottleneck, allowing parallel data transmission from multiple ADC modules simultaneously, thereby achieving high data transfer speed without requiring a complex multi-bus architecture.
2Adaptability or versatility
If a CPU is included in each electronic module, then module independence is improved, but production cost increases
Solution Approach 1:
The CPU function is extracted from individual ADC modules and centralized in a single embedded CPU on the carrier board. Each ADC module retains independence through direct serial communication connections to the embedded CPU, eliminating the need for individual CPUs in each module. This reduces production costs while maintaining module independence and flexibility.
3Speed
If direct serial connections are used between ADC modules and embedded CPU, then data transfer speed is improved, but device complexity increases
Solution Approach 1:
Multiple ADC modules are connected to the embedded CPU through a unified serial communication interface architecture. The embedded CPU integrates multiple serial communication channels that can simultaneously communicate with different ADC modules, simplifying the overall connection architecture while enabling high-speed parallel data transfer from all modules.
Data Source
AI summary
A modular electroencephalograph (EEG) system comprises a carrier board comprising one or more electrode connectors, one or more power supplies, and one or more analog-to-digital converter (ADC) modules. Each of the ADC modules comprises multiple input channels, input signal routing, at least one instrumentation power supply, configuration switches for the at least one instrumentation power supply and the input signal routing, an ADC, a programmable gain amplifier, and an ADC communications bus. Each of the one or more ADC modules electrically connects to one of the one or more electrode connectors and one of the one or more power supplies of the carrier board. An embedded computer is configured to run a real time operating system (RTOS), wherein each ADC communications bus of the one or more ADC modules is electrically connected to the embedded computer via a serial interface.