Multi-Stage Modular Architecture Frame Synchronization

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Large-scale computing tasks, such as real-time extended reality content generation, often require excessive computing power that cannot be efficiently handled by a single computing node or stage, necessitating the use of complex multi-stage modular architectures to distribute processing across multiple nodes.

Innovation Solution

A multi-stage modular architecture is employed where system nodes are synchronized to process and transmit frames in lockstep, with each node performing specific tasks in parallel across various pipeline stages, ensuring coordinated operation and efficient data flow to handle large-scale computing tasks like extended reality content generation.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Power

If multiple system nodes are used to perform large-scale computing tasks, then computing power and processing capacity are improved, but system complexity and coordination difficulty increase

Engineering Contradiction:
Improvecomputing powerVSAvoidsystem complexity
Core Design Contradiction:
PowerVSDevice complexity

Solution Approach 1:

The system divides the multi-stage modular architecture into distinct pipeline stages, with each stage handling specific processing tasks. System nodes are segmented into independent units that can be individually managed and coordinated, reducing overall system complexity while maintaining high computing power through parallel processing across stages.

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

The patent implements frame-driven periodic action where all system nodes synchronize their operations to frame boundaries. This periodic synchronization rhythm coordinates data flow and processing across multiple nodes without requiring complex continuous communication protocols, simplifying the coordination mechanism while enabling scalable computing power.

Inventive Principle:
Principle #19Periodic action

2Productivity

If frame processing is synchronized across multiple system nodes, then processing coordination and data flow efficiency are improved, but processing latency may increase due to synchronization overhead

Engineering Contradiction:
Improvedata throughputVSAvoidprocessing latency
Core Design Contradiction:
ProductivityVSLoss of time

Solution Approach 1:

The system performs preliminary actions by pre-synchronizing system nodes to frame-driven triggers before actual processing begins. This advance synchronization establishes a coordinated rhythm that eliminates the need for complex runtime coordination, improving data throughput while minimizing latency during the actual processing window.

Inventive Principle:
Principle #10Preliminary action

Solution Approach 2:

The patent maintains continuous useful action by overlapping processing operations across pipeline stages. While one stage is processing a frame, other stages are simultaneously preparing or transmitting data for subsequent frames, ensuring that synchronization overhead does not create idle time and that throughput is maximized.

Inventive Principle:
Principle #20Continuity of useful action

3Speed

If system nodes operate in parallel across pipeline stages, then processing speed and throughput are improved, but synchronization difficulty and coordination overhead increase

Engineering Contradiction:
Improveprocessing speedVSAvoidcoordination complexity
Core Design Contradiction:
SpeedVSDevice complexity

Solution Approach 1:

The patent introduces frame-driven triggers as an intermediary mechanism that mediates synchronization between parallel system nodes. These triggers act as a simple coordination signal that all nodes respond to uniformly, enabling high-speed parallel processing without complex node-to-node communication protocols, thus reducing coordination overhead while maintaining processing speed.

Inventive Principle:
Principle #24Intermediary (Mediator)

4Adaptability or versatility

If a multi-stage modular architecture is used to distribute processing, then scalability and processing capacity are improved, but system reliability and fault tolerance become more difficult to maintain

Engineering Contradiction:
ImprovescalabilityVSAvoidsystem reliability
Core Design Contradiction:
Adaptability or versatilityVSReliability

Solution Approach 1:

The system segments processing into independent pipeline stages that can be individually configured and replaced. This segmentation enables scalability by allowing stages to be added or modified without affecting the entire system, while also improving reliability by isolating faults to specific stages that can be independently maintained and replaced.

Inventive Principle:
Principle #1Segmentation

Data Source

PatentUS11210261B2Systems and methods for synchronizing frame processing within a multi-stage modular architecture
Publication Date: 2021.12.28 VERIZON PATENT & LICENSING INC
  • US11210261B2 patent drawing
  • US11210261B2 patent drawing
  • US11210261B2 patent drawing

AI summary

An exemplary plurality of system nodes is arranged in a multi-stage modular architecture. A first system node performs a first frame processing task on a first frame of a frame sequence, and a second system node performs a second frame processing task on a second frame of the frame sequence. The first and second system nodes are included respectively, within first and second pipeline stages of the multi-stage modular architecture, and the first and second frame processing tasks are associated with the respective first and second pipeline stages. Subsequent to performing the first and second frame processing tasks, the first and second system nodes transmit the first and second frames to additional system nodes included within subsequent pipeline stages of the multi-stage modular architecture. These transmissions are synchronized so as to be performed within a predetermined threshold time of one another. Corresponding systems and methods are also disclosed.