Modular 3-Tier Network Interface Architecture for IEEE 1588 Time Synchronization

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

The existing design of IEEE 1588-compliant network circuitry is inefficient due to tight coupling with MAC circuitry, leading to significant redundancies and inefficiencies in the design cycle, as changes in MAC or IEEE 1588 specifications require redesign of both, affecting resource usage and validation processes.

Innovation Solution

A modular 3-tier architecture is introduced, where time-synchronization protocol elements are independently developed and connected to MAC access elements, allowing for transparent operation and direct control, reducing redundancies by enabling separate development and reuse of validated subparts, thus decoupling MAC and IEEE 1588 circuitry design.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Measurement precision

If IEEE 1588 circuitry is tightly coupled with MAC circuitry, then time-synchronization operations can be carried out at the data path width of the internal MAC circuitry, but changes in MAC circuitry design or IEEE 1588 specification require redesign of both circuitries, leading to inefficiencies in resource usage and validation processes

Engineering Contradiction:
Improvetime-synchronization measurement precisionVSAvoiddesign complexity
Core Design Contradiction:
Measurement precisionVSDevice complexity

Solution Approach 1:

The patent divides the network interface circuitry into separate modular components: MAC circuitry for media access control and IEEE 1588 circuitry for time synchronization. This segmentation allows each module to be independently designed, validated, and reused across different products, eliminating the need for redundant redesign when specifications change while maintaining the ability to operate at appropriate data path widths.

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

The patent creates universal, standardized IEEE 1588 circuitry modules that can be paired with different MAC circuitry designs. This multi-functionality allows the same IEEE 1588 module to work with various MAC implementations (different data path widths and architectures), reducing validation efforts and enabling broader applicability across product families.

Inventive Principle:
Principle #6Universality (Multi-functionality)

2Reliability

If IEEE 1588 protocol operations are carried out at the data path width of the internal MAC circuitry, then synchronization accuracy is maintained, but any change in MAC circuitry design involves redesign of IEEE 1588 circuitry as well

Engineering Contradiction:
Improvesynchronization reliabilityVSAvoiddevelopment productivity
Core Design Contradiction:
ReliabilityVSProductivity

Solution Approach 1:

The patent segments the circuitry into independent MAC and IEEE 1588 modules, allowing the IEEE 1588 module to be designed once and reused multiple times with different MAC circuitries. This maintains synchronization reliability through consistent IEEE 1588 implementation while dramatically improving development productivity by eliminating redundant design and validation work.

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

The patent creates reusable copies of validated IEEE 1588 circuitry modules that can be instantiated multiple times with different MAC circuitries. This copying approach preserves the proven reliability of the synchronization logic while accelerating development through template reuse rather than redundant design.

Inventive Principle:
Principle #26Copying

3Adaptability or versatility

If a modular 3-tier architecture is introduced to decouple MAC and IEEE 1588 circuitry, then independent development and reuse of validated subparts is enabled, but additional architectural layers and interfaces are added

Engineering Contradiction:
Improvedesign adaptabilityVSAvoidarchitectural complexity
Core Design Contradiction:
Adaptability or versatilityVSDevice complexity

Solution Approach 1:

The patent implements a 3-tier architecture that segments network interface functionality into distinct layers: MAC circuitry tier, IEEE 1588 circuitry tier, and data utilization circuitry tier. This segmentation enhances design adaptability by allowing independent selection and modification of each tier while managing architectural complexity through standardized interfaces and modular design patterns.

Inventive Principle:
Principle #1Segmentation

Data Source

PatentUS10374734B1Multi-tier time-synchronization architecture
Publication Date: 2019.08.06 ALTERA CORP
  • US10374734B1 patent drawing
  • US10374734B1 patent drawing
  • US10374734B1 patent drawing

AI summary

Devices and methods to design and use network interfaces compliant with time-synchronization protocols via a multi-tier architecture are provided. This architecture allows for independent development between circuitry related to the time-synchronization protocols and circuitry responsible for channel access, reducing redundancies in the design process.