Modular Timer Circuit with Central Routing Unit for Interrupt Load Reduction
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Existing timer modules for processing units face high interrupt loads, either requiring significant hardware configuration or having limited programmability, which hampers efficient signal processing and energy management.
Innovation Solution
A modular timer concept featuring a central routing unit and configurable sub-modules that allow for parallel data processing, flexible module connectivity, and a new interrupt handling mechanism, reducing the interrupt load on the CPU and optimizing energy consumption.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Adaptability or versatility
If a hardware timer module is used with high programmability, then the processing flexibility is improved, but the interrupt load on the processing unit increases
Solution Approach 1:
The timer system is segmented into multiple independent timer modules, each capable of autonomous operation. This segmentation allows the processing unit to interact with individual modules only when necessary, reducing overall interrupt load while maintaining processing flexibility through selective module activation and configuration.
Solution Approach 2:
Each timer module is equipped with autonomous functionality including self-configuration and self-management capabilities. The modules can operate independently without requiring constant intervention from the processing unit, thereby reducing interrupt load while preserving adaptability through programmable features.
2Adaptability or versatility
If a timer module with full programmability is implemented, then the functionality is improved, but the hardware complexity and cost increase
Solution Approach 1:
The timer modules are designed with universal functionality that can serve multiple purposes through a single standardized interface. Each module can perform various timing functions (counting, measuring, generating signals) without requiring separate dedicated hardware for each function, thus maintaining high functionality while controlling hardware complexity.
Solution Approach 2:
The timer modules utilize programmable parameters to achieve different functions and configurations. By changing software parameters rather than hardware configurations, the system maintains full functionality while minimizing hardware complexity and cost.
3Productivity
If multiple timer modules operate in parallel, then the processing capacity is improved, but the energy consumption increases
Solution Approach 1:
The timer module system implements dynamic power management where modules can be individually activated or deactivated based on processing requirements. When parallel processing is needed, only the necessary number of modules are activated, optimizing the balance between processing capacity and energy consumption.
Solution Approach 2:
The timer modules operate in periodic cycles, activating only when timing tasks are required and entering low-power states between operations. This periodic operation pattern enables parallel processing capability when needed while minimizing energy consumption during idle periods.
Data Source
Figure 1
Figure 2~3
Figure 4
AI summary
The invention relates to a circuit arrangement for a data processing system for processing data in multiple modules, whereas the circuit arrangement is configured to provide a clock as well as a time base and/or a base of at least one further physical quantity for each of the multiple modules. Furthermore, the circuit arrangement comprises a central routing unit (ARU), which is connected to several of the multiple modules. Via the central routing unit (ARU), the modules can periodically exchange data based on the time base and/or on the base of the at least one further physical quantity. The several modules are configured to process data independently and in parallel to other modules of the several modules.