MOSFET Gate Drive Feedback for Parasitic Inductance Compensation
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Metal oxide semiconductor field effect transistors (MOSFETs) experience energy and power dissipation losses due to parasitic inductance in their packaging, leading to increased turn-on and turn-off times and power consumption, as well as unpredictable switching behavior.
Innovation Solution
The enhanced transistor gate drive utilizes a pair of Kelvin sense leads to measure the voltage potential across the gate and source, with the difference provided to a voltage-controlled current source, which compares the output to an oscillating voltage input, thereby compensating for parasitic inductance and preventing unintended switching.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Reliability
If conventional gate drive is used, then the transistor can be controlled to switch on and off, but parasitic inductance causes unpredictable switching behavior and increased switching losses
Solution Approach 1:
The patent implements a feedback mechanism where the gate drive circuit continuously monitors the actual gate-source voltage and compares it to the desired voltage. The circuit adjusts the drive signal in real-time to compensate for voltage drops caused by parasitic inductance, ensuring predictable switching behavior and preventing unintended switching events that would cause energy losses.
Solution Approach 2:
The patent introduces an intermediary compensation circuit between the gate drive signal source and the transistor gate. This intermediary circuit actively counteracts the effects of parasitic inductance by injecting compensating voltage or current, thereby isolating the transistor switching behavior from the detrimental effects of package inductance and reducing switching losses.
2Ease of manufacture
If parasitic inductance is present in the transistor packaging, then the transistor can be manufactured with standard packaging, but the parasitic inductance increases turn-on and turn-off times and reduces efficiency
Solution Approach 1:
The patent applies preliminary anti-action by pre-compensating for the known effects of parasitic inductance before they can adversely affect switching performance. The gate drive circuit is designed with built-in compensation that anticipates and counteracts the voltage drops and timing delays caused by package inductance, allowing standard packaging to be used while maintaining fast switching times.
Solution Approach 2:
The patent employs dynamic gate drive techniques where the drive signal characteristics (voltage level, rise time, fall time) are adjusted in real-time based on the operating conditions and the measured impact of parasitic inductance. This dynamic adjustment optimizes switching speed while accounting for the fixed parasitic inductance in standard packaging.
3Reliability
If parasitic inductance generates voltage at the gate, then the transistor may turn on from off state unintentionally, but adding compensation circuitry increases device complexity
Solution Approach 1:
The patent uses feedback monitoring of the gate-source voltage to detect conditions that would cause unintended switching. The compensation circuit only activates when voltage drops due to parasitic inductance exceed a threshold, providing protection against unintended switching while maintaining simplicity during normal operation where full compensation is not required.
Solution Approach 2:
The gate drive circuit incorporates self-service features where it automatically detects and compensates for parasitic inductance effects without requiring external intervention or complex control systems. The circuit monitors its own performance and adjusts accordingly, preventing unintended switching while keeping the overall device complexity manageable through autonomous operation.
Applied Scientific Principles
This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.
Function Achieved in This Case
This solution reduces switching losses and ensures more predictable transistor operation by minimizing the impact of parasitic inductance, leading to reduced power consumption and improved efficiency.
Implementation Method 1
the packaging of the device generates parasitic inductance in the transistor and causes changes in the applied voltage at the gate of the transistor
Data Source
AI summary
An enhanced transistor gate drive is disclosed in which a pair of Kelvin sense leads measure the voltage potential across at the gate and source of the transistor. The difference in the voltage potential of the Kelvin sense lead from the gate and the Kelvin sense lead of the source is provided to a voltage controlled current source, which compares the output of the voltage differentiator to an oscillating voltage input. Changes to the voltage difference between the Kelvin sense connectors will result in more or less voltage being applied at the gate of the transistor, thereby parasitic inductance in the transistor from causing the device to switch on and off.