Motherboard BIOS Memory Configuration Segmentation
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Conventional BIOS programming codes for computer motherboards cannot effectively separate and simplify the configuration tasks for memory frequency and memory timing of main memory, particularly for modern memory modules like DDR3, often requiring users to input complex parameters that are difficult to understand.
Innovation Solution
A computer motherboard with BIOS programming codes that allows users to easily configure memory frequency and memory timing by providing a user-friendly interface with parameter options for selection, using a CPU to execute memory configuration codes and calculate new memory parameters such as tCL, tRCD, tRP, and tRAS, which are then configured into the memory controller.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Adaptability or versatility
If conventional BIOS programming codes are used to configure memory frequency and timing, then the configuration function is provided, but the user interface becomes too complex and professional parameters are required that users cannot understand
Solution Approach 1:
The patent segments the memory configuration process into two distinct parts: memory frequency configuration and memory timing configuration. This is achieved by providing separate control interfaces in the BIOS - one for selecting memory frequency options and another for selecting memory timing modes. By dividing the complex configuration task into smaller, more manageable segments, users can easily understand and adjust each parameter independently without being overwhelmed by professional terminology and complex interrelationships.
2Measurement precision
If professional parameters are required for memory timing configuration, then precise control is achieved, but users dare not input because they cannot understand the parameters
Solution Approach 1:
The patent transforms professional memory timing parameters into user-friendly mode selections. Instead of requiring users to input specific timing values (such as tCL, tRCD, tRP, tRAS), the system provides predefined timing modes (e.g., Standard, Fast, Faster, Fastest) that correspond to different parameter sets. The BIOS automatically translates these mode selections into the appropriate technical parameters, maintaining precise control over memory timing while eliminating the complexity of direct parameter input for users.
3Adaptability or versatility
If memory frequency and timing configuration are combined in one interface, then configuration is possible, but the interface becomes too complex for users to understand and modify
Solution Approach 1:
The patent applies segmentation by creating separate configuration interfaces for memory frequency and memory timing within the BIOS. The memory frequency configuration allows users to select from frequency options (e.g., 1066MHz, 1333MHz, 1600MHz), while the memory timing configuration provides separate mode selections (e.g., Standard, Fast, Faster, Fastest). This segmented approach reduces interface complexity by preventing the overwhelming combination of all parameters in a single view, while maintaining full configuration capability through the coordinated operation of these separate interfaces.
Data Source
AI summary
The present invention discloses a computer motherboard, which comprises: at least one memory module slot, a flash memory, a central processing unit socket; wherein, the memory module slot is used to plug at least one memory module; the flash memory is used to store BIOS programming codes, in which the BIOS programming codes are provided with at least one memory configuration programming codes for configuring the memory frequency and memory timing of the memory module; the central processing unit socket is used to plug the CPU, and the CPU is at least used to execute the memory configuration programming codes, so, after execution, they could provide a plurality of parameter options for memory frequency and memory timing of the memory modules to be selected one from them.


