Multi-purpose PLL for High-Speed Transceiver Clocking
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
High-speed transceivers in integrated circuit devices require dedicated phase-locked loop (PLL) circuits to generate sufficient clock signals, which increases manufacturing costs and die space.
Innovation Solution
Implementing a multi-purpose phase-locked loop (MPLL) circuit that provides clock signals to multiple components of the integrated circuit, eliminating the need for dedicated PLL circuits in high-speed transceivers and reducing costs.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Reliability
If dedicated PLL circuits are used for high-speed transceivers, then clock signal quality is sufficient for high-speed operation, but manufacturing costs and die space increase
Solution Approach 1:
The patent implements a multi-purpose PLL circuit that serves both high-speed transceivers and other logic elements within the IC device. This single PLL circuit is configured to provide clock signals to multiple components, eliminating the need for separate dedicated PLL circuits for each high-speed transceiver while maintaining sufficient clock signal quality for 1 Gbps or greater data rates.
2Reliability
If dedicated PLL circuits are used for high-speed transceivers, then clock signal quality is sufficient for high-speed operation, but die space increases
Solution Approach 1:
The multi-purpose PLL circuit is designed to share clock signal generation resources across multiple IC components. By consolidating PLL functionality into a single circuit that serves both high-speed transceivers and other logic elements, the patent reduces the total die space required compared to having separate dedicated PLL circuits for each transceiver.
3Ease of manufacture
If multi-purpose PLL circuit is used, then manufacturing costs and die space are reduced, but clock signal distribution complexity increases
Solution Approach 1:
The patent manages clock signal distribution from the multi-purpose PLL by segmenting the clock network into different distribution paths. The PLL output is distributed to high-speed transceivers and other logic elements through separate clock networks, allowing independent optimization and management of each distribution path while sharing the common PLL source.
Data Source
AI summary
Integrated circuits having transceivers capable of high-speed (e.g., 1 Gbps) operation without dedicated phase-locked loop circuitry are provided. One such integrated circuit device may include one or more transceivers capable of transmitting and receiving serial signals of approximately 1 Gbps or greater, and a multi-purpose phase-locked loop capable of providing a multi-phase clock signal to the one or more transceivers.