Memory Device MPR Block Refresh Control
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
In memory systems, using fixed parameters for controlling memory devices can lead to performance degradation due to varying physical characteristics among memory blocks, necessitating unnecessary refresh operations.
Innovation Solution
Incorporating a multi-purpose register (MPR) in memory devices to store physical address information of memory blocks, allowing the memory controller to receive and utilize this information for tailored control, thereby only refreshing blocks that require it.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Productivity
If a memory controller controls memory device operations using fixed parameters, then the control process is simple, but performance is degraded due to unnecessary refresh operations on all memory blocks
Solution Approach 1:
The patent segments the memory device into multiple memory blocks with different physical characteristics (e.g., fast blocks, normal blocks, slow blocks). Each block can be independently controlled with different refresh parameters, allowing the controller to apply differentiated refresh operations only where needed rather than uniformly refreshing all blocks, thus improving performance while managing complexity through structured segmentation.
Solution Approach 2:
The patent introduces dynamic control mechanisms where the memory controller can adaptively adjust refresh parameters based on the physical characteristics of different memory blocks. The controller dynamically selects which blocks require refresh and at what intervals, transforming the static fixed-parameter approach into a dynamic adaptive system that optimizes performance based on actual block states.
2Use of energy by stationary object
If all memory blocks are refreshed using fixed parameters, then control is simplified, but power consumption increases due to unnecessary refresh operations
Solution Approach 1:
The patent extracts and identifies the specific subset of memory blocks that actually require refresh operations based on their physical characteristics. Instead of refreshing all blocks, the controller extracts only the necessary refresh targets (e.g., slow blocks or blocks with data retention issues) and applies refresh operations selectively, thereby reducing power consumption while maintaining adequate control through targeted operations.
Solution Approach 2:
The patent applies local quality by assigning different refresh characteristics to different memory blocks based on their individual physical properties. Fast blocks may require no refresh or infrequent refresh, while slow blocks require more frequent refresh. This localized differentiation allows the system to reduce overall power consumption by concentrating refresh operations only where physically necessary rather than applying uniform refresh across all blocks.
3Productivity
If fixed parameters are used for all memory blocks, then the control process is straightforward, but command bus efficiency is reduced due to redundant operations
Solution Approach 1:
The patent implements preliminary action by having the memory device pre-characterize its own memory blocks and store physical characteristic information (such as block IDs, speed classifications, or refresh requirements) in internal registers or lookup tables. This preliminary characterization allows the controller to quickly query and retrieve the appropriate refresh parameters for each block without performing complex real-time analysis, thereby improving command bus efficiency by eliminating redundant parameter transmissions while managing complexity through pre-computed block profiles.
Data Source
AI summary
A memory device includes a memory cell array, a multi-purpose register (MPR) and a control unit. The memory cell array includes a plurality of memory blocks. The multi-purpose register (MPR) stores physical address information for each of the plurality of memory blocks. The control unit outputs the physical address information stored in the multi-purpose register in response to an MPR read command received from a memory controller.