Dedicated Metallization Layer for MRAM Integration

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

The integration of magnetoresistive random access memory (MRAM) devices with other components in a single integrated circuit increases fabrication cost and complexity due to shared metallization layers, leading to design modifications and parasitic effects.

Innovation Solution

A dedicated metallization layer is used for the MRAM device, positioned between a dense metal layer and a thick metal layer, allowing independent formation of resistance-based storage elements and reducing parasitic effects, thus avoiding shared metallization layers and simplifying the design process.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Ease of manufacture

If MRAM device shares metallization layers with other components, then fabrication cost increases and complexity increases, but device integration is achieved

Engineering Contradiction:
Improvefabrication costVSAvoidmetallization layer complexity
Core Design Contradiction:
Ease of manufactureVSDevice complexity

Solution Approach 1:

The patent divides the metallization structure into separate dedicated layers: a first metallization layer for the logic device and a second metallization layer for the MRAM device. This segmentation eliminates the need for shared metallization layers, thereby reducing fabrication complexity and cost while maintaining full functionality of both devices.

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

The patent extracts the MRAM device's metallization requirements from the shared metallization pool and creates a dedicated second metallization layer. This extraction removes the MRAM device from the shared metallization constraint, allowing independent design and fabrication without modifying the logic device's metallization structure.

Inventive Principle:
Principle #2Taking out (Extraction)

2Ease of manufacture

If MRAM device shares metallization layers with other components, then design modifications are required, but integration is achieved

Engineering Contradiction:
Improvedesign process simplicityVSAvoiddesign modification complexity
Core Design Contradiction:
Ease of manufactureVSDevice complexity

Solution Approach 1:

By segmenting the metallization into dedicated layers, the patent eliminates the need for design modifications that would otherwise be required to accommodate shared metallization constraints. Each device can be designed independently with its own optimized metallization structure.

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

The dedicated second metallization layer serves multiple functions: it provides wiring for the MRAM device, enables independent design, and maintains compatibility with standard fabrication processes. This universal approach allows the same fabrication process to handle both shared and dedicated metallization scenarios.

Inventive Principle:
Principle #6Universality (Multi-functionality)

3Quantity of substance

If MRAM device uses dense metal layer for high data storage density, then parasitic effects increase, but storage density is improved

Engineering Contradiction:
Improvedata storage densityVSAvoidparasitic effects
Core Design Contradiction:
Quantity of substanceVSObject-affected harmful factors

Solution Approach 1:

The patent segments the metallization functions by placing the high-density MRAM structure in a dedicated second metallization layer, separated from the logic device's first metallization layer. This physical and electrical separation reduces parasitic coupling effects while preserving the high data storage density achieved through dense metal layer usage.

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

The patent introduces an interlayer dielectric structure as an intermediary between the first and second metallization layers. This intermediary layer provides electrical isolation and reduces parasitic effects between the dense MRAM metallization and other circuit elements, while still allowing necessary signal transmission through controlled vias.

Inventive Principle:
Principle #24Intermediary (Mediator)

Data Source

PatentEP3304610B1Metallization process for a memory device
Publication Date: 2019.01.09 QUALCOMM INC
  • EP3304610B1 patent drawingFigure 1
  • EP3304610B1 patent drawingFigure 2
  • EP3304610B1 patent drawingFigure 3

AI summary

A method of fabrication of a device (100) includes forming a first metallization layer (102) that is coupled to a logic device of the device. The method further includes forming a second metallization layer (161) that is coupled to a magnetoresistive random access memory (MRAM) module (160) of the device. The second metallization layer is independent of the first metallization layer.