Access Transistor Voltage Regulation for MTJ Programming
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Current magnetic random access memory (MRAM) technologies face challenges in programming stacked magnetic tunnel junctions (MTJs) due to voltage violations in access transistors, leading to transistor destruction and limitations in reducing MRAM cell size and increasing memory capacity.
Innovation Solution
A method and structure for programming magnetic tunnel junctions (MTJs) in a magnetic memory system by raising the bit line to Vcc and applying a voltage sum of Vcc and Vx to the access transistor gate, while regulating the Source Line voltage to avoid gate-to-source voltage exceeding Vcc, ensuring reliable programming and preventing transistor damage.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Productivity
If the bit line is raised to Vcc and gate voltage is increased to program stacked MTJs, then programming capability is improved, but transistor voltage violation occurs leading to device destruction
Solution Approach 1:
The patent introduces a voltage regulator circuit as an intermediary component between the gate voltage source and the access transistor. This regulator mediates the voltage delivery by ensuring that the gate-to-source voltage never exceeds Vcc, even when programming stacked MTJs that require higher bit line voltages. The regulator acts as a buffer that prevents direct voltage violation while still enabling the necessary programming conditions.
Solution Approach 2:
The patent dynamically adjusts voltage parameters during the programming operation. Specifically, it changes the gate voltage level based on the programming state - using a higher gate voltage (Vcc + Vx) when programming is needed, but regulating it to prevent exceeding Vcc relative to the source line. This parameter adjustment allows the system to achieve programming capability while maintaining transistor safety margins.
2Quantity of substance
If MRAM cell size is reduced to increase memory capacity, then storage density is improved, but voltage control complexity increases leading to transistor stress
Solution Approach 1:
The voltage regulator circuit serves multiple functions simultaneously: it enables high gate voltage for programming stacked MTJs, prevents voltage violation to protect the transistor, and works across different cell sizes and configurations. This multi-functionality means that the same voltage control mechanism can be applied universally regardless of MRAM cell size, avoiding the need for different voltage control schemes for different density requirements.
Solution Approach 2:
The voltage regulator is designed to automatically adjust and regulate the gate voltage without requiring external intervention or complex control logic. It self-adjusts to prevent voltage violation based on the operating conditions, thereby simplifying the overall control architecture even as memory capacity increases through cell size reduction or stacking.
Data Source
AI summary
A method is disclosed for writing a magnetic tunnel junction (MTJ) of a magnetic memory array by switching a magnetic orientation associated with the MTJ from anti-parallel to parallel magnetic orientation. One end of the MTJ is coupled to a bit line while the opposite end of the MTJ is coupled to one end of an access transistor. The method includes the steps of applying a gate voltage that is approximately a sum of a first voltage and a second voltage to a gate of the access transistor with the second voltage being less than the first voltage; raising the bit line to the first voltage; and applying the second voltage to the opposite end of the access transistor to program the MTJ while maintaining a voltage difference between the gate and the one end of the access transistor to be less than or equal to the first voltage.