Three-Terminal MTP Memory Bitcell Cantilever Current Control
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Multiple-Time Programmable (MTP) memory bitcells with bi-stable cantilevers face challenges in controlling programming due to high current transfer between the cantilever and activation electrodes, leading to potential damage and loss of functionality.
Innovation Solution
A three-terminal MTP memory bitcell architecture with a sealed cavity enclosing the bi-stable cantilever, erase electrode, and program electrode, utilizing a switching means such as a transistor or MEMS switch to control voltage application and prevent excessive current transfer, ensuring reliable operation.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Speed
If high voltage is applied to the activation electrode to increase electrostatic force and switching speed, then the switching speed of the cantilever is improved, but the current between the cantilever and activation electrode becomes excessively high causing damage
Solution Approach 1:
A switching device is introduced as an intermediary component between the activation electrode and the bitline. This switch controls the voltage application timing, allowing high voltage to be applied only during the programming phase when the cantilever is being actuated, and preventing continuous high voltage that would cause excessive current during read operations or when the cantilever is in contact with the electrode
2Reliability
If complex drive and power circuitry is used in traditional non-volatile memory architectures, then reliable operation can be achieved, but the device complexity increases
Solution Approach 1:
The patent employs a simplified memory cell structure that changes its electrical characteristics based on the physical state of the cantilever. The memory state is represented by the position of the cantilever (contacted or non-contacted with the activation electrode), which naturally creates different resistance states without requiring complex circuitry to encode and decode information
Solution Approach 2:
The bi-stable cantilever structure provides inherent non-volatility through its mechanical bistability. Once the cantilever is actuated to contact the activation electrode during programming, it remains in that state without requiring continuous power supply or complex retention circuitry, as the adhesion forces maintain the position naturally
Applied Scientific Principles
This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.
Function Achieved in This Case
The solution simplifies and reduces the complexity of MTP memory arrays, preventing damage from excessive current while ensuring reliable programming and erasing, resulting in a more efficient and cost-effective manufacturing process.
Implementation Method 1
a higher voltage will create a larger electrostatic force, thereby urging the cantilever towards the activation terminal more rapidly
Implementation Method 2
The bi-stability of the cantilever design is achieved by employing adhesion forces at the contacting surfaces of the activation electrodes positioned at either side of the cantilever
Data Source
Figure 1~2d
Figure 3
Figure 4
AI summary
In one embodiment, a non-volatile memory bitcell includes a program electrode, an erase electrode, a cantilever electrode connected to a bi-stable cantilever positioned between the program electrode and the erase electrode, and switching means connected to the program electrode arranged to apply a voltage potential onto the program electrode, or to detect or to prevent the flow of current from the cantilever to the program electrode. The switching means may comprise a switch having a first node, a second node, and a control node, wherein voltage is applied to the control node to activate the switch to provide a connection between the first node and the second node. The switching means may comprise a pass-gate. The switching means may comprise an NMOS transistor. The switching means may comprise a PMOS transistor. The switching means may comprise a MEMS switch.