Multi-Actuator I/O for Reduced Latency Data Refresh

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Data degradation in magnetic disks due to phenomena like side track erasure and adjacent track interference leads to high latency and reduced performance during refresh operations, as existing methods require repeated radial movements of the actuator arm during data migration.

Innovation Solution

Implementing independent read/write communication channels for different actuator assemblies allows data to be read from one storage location and written to another without repeated seeks of a single actuator arm, leveraging multiple actuator assemblies to perform data refresh operations in parallel.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Device complexity

If data refresh operations use a single actuator arm to migrate data between storage locations, then data can be refreshed with simple device architecture, but the actuator arm must perform repeated radial movements (seeks) causing high latency and reduced performance

Engineering Contradiction:
Improveactuator assembly configurationVSAvoiddata refresh time
Core Design Contradiction:
Device complexityVSLoss of time

Solution Approach 1:

The patent divides the data migration task across multiple independent actuator assemblies (first actuator assembly for reading, second actuator assembly for writing) instead of using a single actuator. This segmentation allows parallel execution of read and write operations, eliminating the need for repeated seeks by one actuator arm and significantly reducing data refresh time.

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

The patent transitions from a sequential single-actuator approach to a parallel multi-actuator approach, adding the dimension of temporal parallelism. By assigning different actuator assemblies to different operations (read vs. write), the system executes operations simultaneously rather than sequentially, reducing overall latency.

Inventive Principle:
Principle #17Another dimension (Dimensionality change)

2Productivity

If multiple actuator assemblies are used to perform parallel read/write operations, then data refresh time is reduced, but device complexity increases

Engineering Contradiction:
Improveinput/output operations per secondVSAvoidactuator assembly configuration
Core Design Contradiction:
ProductivityVSDevice complexity

Solution Approach 1:

The patent employs actuator assemblies that can function both as read actuators and write actuators depending on assignment. The first actuator assembly reads data during refresh operations, while the second actuator assembly writes data. This multi-functionality allows the system to achieve parallel processing capabilities without requiring entirely separate specialized hardware for each function, thereby managing complexity while improving productivity.

Inventive Principle:
Principle #6Universality (Multi-functionality)

Data Source

PatentUS10720200B2Reduced latency I/O in multi-actuator device
Publication Date: 2020.07.21 SEAGATE TECH LLC
  • US10720200B2 patent drawing
  • US10720200B2 patent drawing
  • US10720200B2 patent drawing

AI summary

An exemplary data refresh method disclosed herein reading data into volatile memory from a first storage region using a read element controlled by a first actuator assembly and writing the data from the volatile memory to a second storage region using a write element controlled by a second actuator assembly, where the first actuator assembly and the second actuator assembly are configured to receive data from control circuitry via independent read/write communication channels.