Multi-Buffer Data Storage Scheduling for Ultrasound Imaging
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Existing technologies face challenges in fast and efficient storage of large amounts of data generated by ultra-high-speed ultrasound imaging systems, leading to slow storage and low efficiency.
Innovation Solution
A data storage apparatus and method utilizing a processor with a buffer scheduler, transmission buffers, an interface buffer, and a memory controller to manage data flow, including an entry scheduler and exit scheduler to control write and read permissions, ensuring data is stored efficiently by managing buffer capacity thresholds and continuous writing to memory.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Speed
If data is written directly to memory without buffering, then storage speed is improved, but data loss occurs when memory capacity is exceeded
Solution Approach 1:
The patent introduces a buffer that performs preliminary data accumulation before writing to memory. The buffer scheduler proactively manages data flow by collecting data in the buffer until capacity threshold is reached, then triggering a batch write operation to memory. This preliminary buffering action prevents data loss by ensuring complete data sets are written atomically, resolving the contradiction between fast direct writing and reliable complete storage.
2Reliability
If a buffer is introduced to prevent data loss, then data completeness is improved, but storage speed decreases due to buffering overhead
Solution Approach 1:
The patent maintains continuous data flow through the buffer by implementing a buffer scheduler that continuously monitors buffer capacity and triggers write operations appropriately. The buffer operates continuously to accumulate data, and the scheduler ensures uninterrupted data movement from transmission buffers to the buffer and to memory. This continuous operation minimizes idle time and buffering delays, maintaining high storage speed while ensuring data completeness through proper buffer management.
3Productivity
If multiple transmission buffers are used to improve data flow management, then storage efficiency is improved, but system complexity increases
Solution Approach 1:
The patent implements a buffer scheduler that autonomously manages multiple transmission buffers without requiring complex external control. The scheduler self-monitors buffer capacity levels, automatically triggers write operations when thresholds are reached, and dynamically allocates buffer resources. This self-service capability simplifies the overall system architecture by embedding intelligence within the buffer management mechanism itself, improving storage efficiency through automated multi-buffer coordination while avoiding the complexity of external control systems.
Data Source
Figure 1
Figure 2~3
Figure 4
AI summary
A data storage apparatus and method and a readable storage medium are provided. The data storage apparatus includes: a processor (101) and a memory (102); the processor (101) includes: a buffer scheduler (1011), a plurality of transmission buffers (1012, 1013), an interface buffer (1014), and a memory controller (1015); each of the transmission buffers (1012, 1013) is connected to the buffer scheduler (1011) and the interface buffer (1014), and the interface buffer (1014) is connected to the memory (102) through the memory controller (1015); the buffer scheduler (1011) is configured to control the plurality of transmission buffers (1012, 1013) to write data, and read out the data and send the data to the interface buffer (1014); the interface buffer (1014) is configured to receive data sent by the transmission buffers (1012, 1013) if a capacity of data stored in the interface buffer (1014) is less than a preset capacity threshold, and stop receiving data sent by the transmission buffers (1012, 1013) if the capacity of data stored in the interface buffer (1014) is greater than or equal to the preset capacity threshold; and the memory controller (1015) is configured to control the memory (102) to write data from the interface buffer (1014) and store the data, which can improve the efficiency of data storage.