Multi-Channel ADC Allocation Using Dynamic Unit-ADC Subsets
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Existing ADC systems face limitations in dynamically allocating data rates across multiple physical channels, leading to reduced data rates and introducing settling time errors and cross-talk due to round-robin sampling and rapid disconnection/reconnection.
Innovation Solution
A set of N unit ADCs with common architecture and control logic that dynamically selects subsets with different data rates, allowing for flexible trade-offs between sampling rate and number of physical channels, using a multi-phase clock and switch matrix to enable simultaneous sampling and unequal data-rate allocation.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Adaptability or versatility
If round-robin sampling is used to allocate ADC data rate across multiple physical channels, then the ADC aggregate data rate can be distributed, but the data rate for any one channel is reduced and settling time errors and cross-talk are introduced
Solution Approach 1:
The ADC system is segmented into multiple independent unit ADCs, each capable of operating at full data rate. Instead of time-division multiplexing a single ADC, the patent divides the ADC functionality into parallel segments (unit ADCs) that can be independently activated. This allows selective engagement of multiple unit ADCs to achieve desired aggregate data rates without the resolution degradation caused by round-robin sampling.
Solution Approach 2:
Multiple unit ADCs are pre-configured and ready to operate simultaneously. The control logic pre-establishes the mapping between unit ADCs and physical channels, and pre-configures the switch matrix connections. This eliminates the need for rapid disconnection and reconnection during operation, preventing settling time errors and cross-talk that occur when channels are dynamically switched.
2Measurement precision
If the number of physical input channels is increased to improve spatial resolution, then spatial sampling is improved, but the ADC sampling rate per channel must be reduced
Solution Approach 1:
The ADC system is segmented into multiple independent unit ADCs, each capable of operating at full data rate. Instead of time-division multiplexing a single ADC, the patent divides the ADC functionality into parallel segments (unit ADCs) that can be independently activated. This allows selective engagement of multiple unit ADCs to achieve desired aggregate data rates without the resolution degradation caused by round-robin sampling.
Solution Approach 2:
The system dynamically changes the parameter of active ADC count rather than forcing a trade-off between channel count and sampling rate. By varying the number of simultaneously active unit ADCs (from 1 to N), the system can adapt to different operational requirements, providing high sampling rates when fewer channels are needed and supporting more channels when lower per-channel rates would suffice.
3Adaptability or versatility
If adaptive-ranging systems perform initial scan with maximized spatial sampling, then spatial coverage is improved, but range resolution is degraded; zooming in with higher data rate ADC sampling on selected channels improves range resolution but increases system cost, power and complexity
Solution Approach 1:
The ADC system is made dynamically reconfigurable through control logic that can adjust the number of active unit ADCs in real-time. During initial scan, all N unit ADCs can be activated to maximize spatial sampling coverage. When zooming in on specific channels is required, the control logic dynamically reconfigures to activate only the necessary subset of unit ADCs at higher effective data rates, providing adaptive ranging capability without permanent hardware complexity.
Solution Approach 2:
The same set of N unit ADCs serves multiple functions: they can operate individually or in various combinations to support both wide-area scanning (with all ADCs active at lower aggregate rate) and focused zoom operations (with fewer ADCs active at higher effective rate). This multi-functionality eliminates the need for separate hardware configurations for different operational modes, reducing overall system cost and complexity.
Data Source
AI summary
An integrated circuit includes a set of N unit analog-to-digital converters (ADCs) having a common architecture, and which provide an aggregate data rate. Moreover, the integrated circuit includes control logic that selects subsets of the set of N unit ADCs in order to realize sub-ADCs of different data rates that can each be an arbitrary integer multiple of an inverse of N times the aggregate data rate of the N unit ADCs. Furthermore, the control logic may dynamically select the subsets on the fly or on a frame-by-frame basis. This dynamically selection may occur at boot time and/or a runtime. Additionally, the given different data rate may correspond to one or more phases of a multi-phase clock in the integrated circuit, where the multiphase clock may include a number of phases corresponding to a number of possible subsets, and given selected subsets may not use all of the available phases.