Multi-Channel Inter-Processor Communication for Flexible Core Data Routing

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Existing data communication between multi-core processors and various processors in electronic devices lacks flexibility, with only one communication channel leading to suboptimal data transmission speed, real-time capability, and stability.

Innovation Solution

Implementing a plurality of communication channels between cores with distinct communication performances, allowing selection of the appropriate channel based on data type and current transmission needs to enhance flexibility and efficiency.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Device complexity

If only one communication channel is used between cores, then device complexity is reduced, but data transmission speed, real-time capability, and stability deteriorate

Engineering Contradiction:
Improvecommunication channel structureVSAvoiddata transmission stability
Core Design Contradiction:
Device complexityVSReliability

Solution Approach 1:

The communication channel is segmented into multiple independent channels (first communication channel and second communication channel) with different functionalities. The first channel handles normal data transmission while the second channel provides backup and emergency communication, thereby improving transmission stability without requiring a completely complex new structure

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

The system changes the parameter of communication channel quantity from one to multiple, and further changes the parameter of channel priorities (with different priority levels). This allows the system to maintain reasonable complexity while significantly improving reliability through parameter optimization

Inventive Principle:
Principle #35Parameter changes

2Productivity

If multiple communication channels with different performances are implemented, then data transmission flexibility and speed are improved, but device complexity increases

Engineering Contradiction:
Improvedata transmission speedVSAvoidcommunication channel structure
Core Design Contradiction:
ProductivityVSDevice complexity

Solution Approach 1:

The system implements dynamic channel selection where the processor can adaptively choose which communication channel to use based on real-time transmission needs. Normal transactions use the first channel while emergency or high-priority data uses the second channel, providing dynamic flexibility without permanent complex infrastructure

Inventive Principle:
Principle #15Dynamics

Solution Approach 2:

Both communication channels are designed to handle data transmission between the same two cores, providing multi-functionality. The channels can be used independently or in combination, allowing the system to achieve high transmission speed for specific data types while maintaining a relatively simple overall structure

Inventive Principle:
Principle #6Universality (Multi-functionality)

3Loss of time

If channel selection based on data type is implemented, then data transmission real-time capability is improved, but control complexity increases

Engineering Contradiction:
Improvedata transmission delayVSAvoidchannel selection control
Core Design Contradiction:
Loss of timeVSDevice complexity

Solution Approach 1:

The system performs preliminary classification of data into normal transactions and emergency/high-priority data before transmission begins. By pre-defining which channel each data type should use, the system reduces real-time decision complexity while maintaining fast transmission capability

Inventive Principle:
Principle #10Preliminary action

Data Source

PatentUS12399859B2Inter-processor communication method, electronic assembly, and electronic device
Publication Date: 2025.08.26 GUANGDONG OPPO MOBILE TELECOMMUNICATIONS CORP LTD
  • US12399859B2 patent drawing
  • US12399859B2 patent drawing
  • US12399859B2 patent drawing

AI summary

An inter-processor communication method, an electronic assembly, and an electronic device are provided. The electronic device at least includes a first core and a second core. A plurality of communication channels is defined between the first core and the second core. Each of the plurality of communication channels having a communication performance different from each other. The inter-processor communication method includes: acquiring to-be-transmitted data, the to-be-transmitted data is data transmitted between the first core and the second core; acquiring a corresponding communication channel corresponding to the to-be-transmitted data from the plurality of communication channels as a target communication channel; transmitting the to-be-transmitted data via the target communication channel.