Multi-Chip DRAM Temperature Deviation Control
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Dynamic random access memory (DRAM) devices face challenges in efficiently controlling refresh operations due to temperature-dependent leakage currents, requiring extensive wiring for temperature information transfer, which is impractical in multi-chip packages with limited space.
Innovation Solution
A multi-chip package design incorporating a first die with temperature sensors that generate temperature deviation information, which is then used by a second die to control its operations, minimizing the need for extensive wiring by reducing the amount of temperature information required.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Reliability
If temperature information is transferred between chips to control refresh operations, then temperature-dependent leakage current control is improved, but wiring complexity and package space requirements increase
Solution Approach 1:
A dedicated temperature sensor circuit is introduced as an intermediary component that specifically measures temperature and provides this information to the refresh control logic. This mediator enables accurate temperature-dependent refresh control without requiring complex wiring between chips, as the temperature sensing function is localized within the memory chip structure.
Solution Approach 2:
The memory chip performs self-temperature monitoring and self-adjustment of refresh operations. The refresh control logic internally senses temperature conditions and automatically adjusts refresh rates based on detected temperature levels, eliminating the need for external temperature information transfer and complex inter-chip wiring.
2Measurement precision
If temperature sensors are integrated in each die, then temperature measurement precision is improved, but device complexity and manufacturing cost increase
Solution Approach 1:
Temperature sensors are strategically positioned at specific locations within the memory chip where temperature variations are most critical. Rather than uniformly distributing sensors across the entire chip, the design places sensors at key thermal zones, achieving sufficient measurement precision for refresh control while minimizing the total number of sensors and associated complexity.
Solution Approach 2:
The temperature sensor circuit is designed to serve multiple functions: it provides temperature data for refresh rate adjustment, enables temperature compensation for other memory parameters, and can potentially support thermal management features. This multi-functionality justifies the added complexity by delivering multiple benefits from a single sensor integration.
Applied Scientific Principles
This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.
Function Achieved in This Case
This approach allows for efficient control of refresh operations and other parameters in DRAM devices, optimizing performance by minimizing wiring requirements and accommodating limited package space.
Implementation Method 1
a first die which has first temperature sensors that sense temperatures at areas at which the first temperature sensors are located and output the sensed temperatures as first temperature information
Data Source
AI summary
A multi-chip package includes a first die having temperature sensors and a second die. The first die generates temperature deviation information of m (m<n) bits based on temperature information of n bits produced by the temperature sensors. The first die provides the temperature deviation information of m bits rather than the temperature information of n bits to the second die. An internal operation of the second die is controlled using the temperature deviation information output by the first die.