Multi-Chip Power Binning for Stable Cluster Performance
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Computational operations in parallel computing platforms face inefficiencies due to varying resource usage among seemingly identical hardware components, leading to increased hardware failure and performance variability.
Innovation Solution
Implementing power balanced chips by categorizing and pairing chips into high and low power bins, ensuring equal performance capability and differential power consumption, and using dynamic control of voltage and thermal management to optimize power distribution.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Productivity
If computational operations are performed at higher performance levels, then productivity is improved, but hardware failure increases
Solution Approach 1:
The patent applies local quality by differentiating power delivery to individual chips within a multi-chip system based on their measured power consumption characteristics. Chips are categorized into bins (e.g., first power bin, second power bin) and assigned different power limits through localized power management circuits, allowing each chip to operate at optimal performance levels without causing system-wide failures.
Solution Approach 2:
The patent implements parameter changes by dynamically adjusting power delivery parameters (voltage, current limits) for different chips based on their measured consumption characteristics. The system changes power delivery from a uniform approach to variable parameters matched to each chip's operational profile, enabling higher overall productivity while maintaining reliability through customized power management.
2Device complexity
If uniform power delivery is used for all chips, then device complexity is reduced, but performance variability increases
Solution Approach 1:
The patent applies preliminary action by measuring and characterizing power consumption of individual chips before they are deployed into the multi-chip system. Chips are pre-sorted into power bins based on their measured consumption, and power management circuits are pre-configured with appropriate power limits for each bin. This preliminary characterization and sorting process eliminates performance variability without requiring complex real-time adjustment mechanisms.
3Productivity
If power limits are increased for high-performance chips, then productivity is improved, but thermal management difficulty increases
Solution Approach 1:
The patent applies local quality to thermal management by providing differentiated power limits to different chip bins, which naturally segments thermal management requirements. Higher-power bins receive corresponding higher thermal management resources, while lower-power bins receive proportionally less attention, creating a localized approach that improves overall productivity without proportionally increasing system-wide thermal management complexity.
Data Source
AI summary
Apparatuses, systems, and techniques to power balance multiple chips. In at least one embodiment, a system includes a plurality of processors having substantially equal performance capability and different power consumption capability, where a cumulative power consumption of the processors is not to exceed a system power threshold if each processor is operated at substantially peak performance.