Multi-Core Storage Mechanism for Parallel Data Access
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Existing portable electronic devices face challenges in optimizing data access performance due to limitations in handling rapid data updates and multiple application program executions, which can lead to slowed performance and user experience degradation.
Innovation Solution
A portable apparatus employing a multi-core storage mechanism, where a host circuit divides data into groups and writes them through multiple channels to improve data access efficiency, utilizing a multi-core storage unit with multiple storage devices and management modules to enhance data transfer and storage operations.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Productivity
If a single channel is used for data write operation, then the device complexity is low, but the data access performance is limited
Solution Approach 1:
The storage mechanism is segmented into multiple independent channels (at least two channels), each capable of handling data write operations separately. The host circuit divides data into multiple groups and assigns them to different channels, enabling parallel data transfer and improving overall data access performance without requiring complete redesign of the storage architecture.
Solution Approach 2:
The patent transitions from a single-channel sequential data write approach to a multi-channel parallel approach by adding the channel dimension. This dimensional expansion allows simultaneous data operations across multiple pathways, significantly enhancing data access performance while maintaining manageable system complexity through modular channel design.
2Speed
If multiple channels are used for simultaneous data transfer, then the data access performance is improved, but the device complexity increases
Solution Approach 1:
The data transfer process is segmented into multiple independent channels, each handling specific data groups. This segmentation enables simultaneous data transfer across channels, increasing data transfer speed. The modular nature of segmented channels allows the system to scale complexity only as needed, rather than requiring complete system redesign.
Solution Approach 2:
The host circuit performs preliminary action by dividing data into multiple groups before the write operation begins. This pre-processing enables the multi-channel system to operate efficiently from the start, maximizing data transfer speed while avoiding the complexity of dynamic data distribution during operation.
3Productivity
If data is divided into multiple groups and written through multiple channels, then the write operation efficiency is improved, but the control complexity increases
Solution Approach 1:
Data is segmented into multiple groups that can be independently written through different channels. This segmentation improves write operation efficiency by enabling parallel processing. The control complexity is managed by maintaining simple, independent control logic for each channel rather than requiring complex coordinated control.
Solution Approach 2:
Each channel is designed with universal functionality to handle data write operations independently. This multi-functionality approach allows any channel to process any data group, simplifying the control logic by eliminating the need for specialized channel assignments and reducing overall control complexity while maintaining high write operation efficiency.
Data Source
AI summary
Portable apparatus using multi-core storage mechanism and data access method therefor are provided. The portable apparatus includes a host circuit for controlling the portable apparatus, having a plurality of channels for being coupled to a multi-core storage unit so as to perform write or read operation. The host circuit divides data to be written into a plurality of groups of block data and the host circuit outputs the groups of block data through at least two channels of the plurality of channels separately so as to write the data blocks into the multi-core storage unit.