Multi-Core Switch Distributor Architecture

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Existing switching devices face challenges in efficiently managing a large number of ports while maintaining a small form factor, which is crucial for applications like data centers and server farms, as they struggle to perform effective ingress and egress processing operations across multiple ports efficiently.

Innovation Solution

A switching device architecture featuring a plurality of switch cores and integrated circuits that perform ingress and egress processing operations, with a distributor facilitating the transfer of data frames and port identifiers between switch cores, allowing for efficient switching between a high number of ports within a compact form factor.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Productivity

If a single switch core is used to handle all ports, then the device complexity is low, but the processing efficiency and scalability are limited when managing a large number of ports

Engineering Contradiction:
Improveprocessing efficiencyVSAvoiddevice complexity
Core Design Contradiction:
ProductivityVSDevice complexity

Solution Approach 1:

The switch device is divided into multiple switch cores, with each core responsible for a specific subset of ports. This segmentation allows parallel processing of data frames across different cores, significantly improving overall processing efficiency and scalability while maintaining manageable complexity through modular architecture

Inventive Principle:
Principle #1Segmentation

2Productivity

If multiple switch cores are deployed to handle ingress and egress processing, then processing efficiency improves, but the device complexity increases

Engineering Contradiction:
Improveprocessing efficiencyVSAvoiddevice complexity
Core Design Contradiction:
ProductivityVSDevice complexity

Solution Approach 1:

A distributor component is introduced as an intermediary to manage communication and data frame transfer between multiple switch cores. The distributor receives data frames from ingress cores, determines the appropriate egress core based on target port, and routes frames accordingly. This intermediary simplifies the interaction complexity between cores while enabling efficient parallel processing across multiple cores

Inventive Principle:
Principle #24Intermediary (Mediator)

3Productivity

If a distributed multi-core architecture is implemented, then scalability and processing capability increase, but the form factor may increase

Engineering Contradiction:
ImprovescalabilityVSAvoidform factor
Core Design Contradiction:
ProductivityVSArea of stationary object

Solution Approach 1:

Multiple switch cores and the distributor are integrated onto a single integrated circuit chip. This merging of components that would traditionally require separate physical devices into one unified chip dramatically reduces the overall form factor while maintaining the scalability and processing capabilities of the distributed multi-core architecture

Inventive Principle:
Principle #5Merging (Combining)

Data Source

PatentUS9509639B1Switch device having a plurality of processing cores
Publication Date: 2016.11.29 MARVELL ASIA PTE LTD
  • US9509639B1 patent drawing
  • US9509639B1 patent drawing
  • US9509639B1 patent drawing

AI summary

A switching device comprises a plurality of switch cores, each switch core having a plurality of ports associated with the switch core. A first switch core is configured to perform ingress processing of a data frame to determine a target port via which the data frame is to be transmitted. If the target port is associated with the first switch core, the first switch core performs egress processing on the data frame and directs the data frame to the target port. If the target port is associated with a second switch core, the data frame is directed to the second switch core at which egress processing on the data frame is performed, including directing the data frame to the target port.