Multi-Deserializer Lane Delay Control for 50G-PON Synchronization

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Current passive optical network (PON) technologies face challenges in achieving high-speed data transmission and synchronization due to the limitations of existing Serializer/Deserializer (SerDes) devices, which are expensive and cannot support 50G-PON speeds without significant cost increases.

Innovation Solution

A method and apparatus using multiple deserializers with lane delay control to synchronize data by adjusting bit delays and compensating for lane skew, allowing for high-speed data synchronization in PON systems without relying on expensive SerDes devices.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Speed

If a single SerDes is used for 50G-PON implementation, then the transmission speed requirement is met, but the cost becomes very expensive

Engineering Contradiction:
Improvetransmission speedVSAvoidcost
Core Design Contradiction:
SpeedVSEase of manufacture

Solution Approach 1:

The patent divides the 50G-PON transmission task into multiple lower-speed SerDes channels (e.g., two 25G channels). Each SerDes operates at a lower, more cost-effective speed, while collectively they achieve the required 50G transmission throughput through parallel processing and multiplexing.

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

The patent combines multiple lower-speed SerDes channels to achieve the equivalent functionality of a single high-speed SerDes. By merging the output of multiple deserializers and applying lane delay control, the system achieves 50G-PON performance at lower individual component costs.

Inventive Principle:
Principle #5Merging (Combining)

2Ease of manufacture

If multiple SerDes are used to achieve 50G-PON speed, then the cost is reduced, but data synchronization and lane skew become more difficult to manage

Engineering Contradiction:
ImprovecostVSAvoidsynchronization complexity
Core Design Contradiction:
Ease of manufactureVSDevice complexity

Solution Approach 1:

The patent implements dynamic lane delay control that automatically adjusts the timing of each lane based on detected skew conditions. The system continuously monitors synchronization status and dynamically modifies delay parameters to compensate for timing differences between multiple SerDes channels, simplifying the management of multi-lane synchronization.

Inventive Principle:
Principle #15Dynamics

Solution Approach 2:

The patent employs feedback mechanisms where the synchronization status of multiple lanes is continuously monitored and used to adjust lane delay parameters. The system detects timing skew between lanes and feeds this information back to the delay control logic, which then compensates for the skew by adjusting individual lane delays, thereby maintaining synchronized operation.

Inventive Principle:
Principle #23Feedback

3Reliability

If lane delay control is implemented with multiple deserializers, then data synchronization is achieved, but the device complexity increases

Engineering Contradiction:
Improvedata synchronizationVSAvoidcontrol mechanism complexity
Core Design Contradiction:
ReliabilityVSDevice complexity

Solution Approach 1:

The patent applies preliminary lane delay adjustment during the initialization and training phase before normal data transmission begins. By pre-compensating for lane skew during setup, the system establishes synchronized operation before data flow starts, reducing the need for complex real-time adjustment mechanisms during active transmission.

Inventive Principle:
Principle #10Preliminary action

Data Source

PatentUS20250294275A1Apparatus and method for acquiring data synchronization in passive optical network
Publication Date: 2025.09.18 ELECTRONICS & TELECOMM RES INST
  • US20250294275A1 patent drawing
  • US20250294275A1 patent drawing
  • US20250294275A1 patent drawing

AI summary

Disclosed herein are an apparatus and method for acquiring data synchronization in a passive optical network. The apparatus for acquiring data synchronization in a passive optical network is configured to receive at least two streams of serial data using at least two deserializers, perform lane delay control on the at least two streams of serial data based on a preset lane number and a preset number of bit delays, and acquire data synchronization from parallel data obtained by combining the at least two streams of serial data through the lane delay control.