Multi-die Interface for Semiconductor Testing
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
The miniaturization of semiconductor device pads poses challenges for traditional cantilever probes, which can damage the device during scrubbing, and interfacing vertical probes with tester equipment becomes difficult due to the decreasing pitch between pads, necessitating a more precise and damage-free interface solution for semiconductor testing.
Innovation Solution
A multi-die interface apparatus comprising a housing substrate and two product substrates with micro-scale conductive patterns aligned using a continuous translucent media with targets, allowing for precise alignment and assembly of vertical probe contactors, enabling efficient interfacing with semiconductor wafers and tester equipment.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Measurement precision
If traditional cantilever probes are used to contact smaller pads, then the probe can reach the pad, but the scrubbing action may extend into the die area causing damage to the device
Solution Approach 1:
The patent inverts the traditional probing approach by using vertical probes instead of cantilever probes. The vertical probe contacts the pad from above without requiring lateral scrubbing motion, thereby eliminating the harmful scrubbing effect while maintaining contact with smaller pads. This inversion of the probing direction resolves the contradiction between reaching small pads and avoiding device damage.
Solution Approach 2:
The patent replaces the mechanical scrubbing action of cantilever probes with a vertical contact mechanism. Instead of relying on lateral mechanical motion to establish contact, the vertical probe uses a straightforward vertical approach and contact, eliminating the need for scrubbing while achieving reliable electrical contact with miniaturized pads.
2Object-affected harmful factors
If vertical probes are used to interface with smaller pads, then device damage from scrubbing is avoided, but interfacing with tester equipment becomes more difficult due to pitch less than 100 microns
Solution Approach 1:
The patent employs a nested structure where the interface apparatus houses multiple vertical probe contactors within a housing substrate. The product substrates with micro-scale conductive patterns are positioned within openings of the housing substrate, creating a nested arrangement that accommodates high-density vertical probes while maintaining structural integrity and enabling complex interfacing capabilities.
Solution Approach 2:
The patent introduces an interface apparatus as an intermediary between the vertical probes and tester equipment. This intermediate structure includes housing substrates, product substrates, and alignment media that facilitate the connection between fine-pitch vertical probes and standard tester equipment, thereby reducing the direct complexity requirement while enabling precise interfacing.
3Manufacturing precision
If multi-die interface apparatus with micro-scale conductive patterns is used, then precise alignment for vertical probes is achieved, but manufacturing complexity increases
Solution Approach 1:
The patent uses a continuous translucent media with targets that correspond to the conductive semiconductor wafer pattern. This media serves as a template or copy that guides the alignment of micro-scale conductive patterns on product substrates with the housing substrate openings, enabling precise alignment while simplifying the manufacturing process through pattern replication.
Solution Approach 2:
The patent replaces complex mechanical alignment systems with an optical alignment approach using translucent media and targets. Instead of relying on mechanical fixtures or complex positioning mechanisms, the alignment is achieved through optical visualization of targets through the translucent media, thereby achieving high precision while reducing manufacturing complexity.
Data Source
AI summary
The present invention includes an interface apparatus for semiconductor testing. The interface apparatus comprises a housing substrate and two product substrates. The first product substrate has a first micro-scale conductive pattern and is situated within a first opening of the housing substrate. The second product substrate has a second micro-scale conductive pattern and is situated within a second opening of the housing substrate. The first and the second micro-scale conductive patterns are aligned to a conductive semiconductor wafer pattern using a continuous translucent media having targets corresponding to the conductive semiconductor wafer pattern.