Multi-direction conductive lines and staircase contacts for semiconductor devices
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Conventional memory device structures face challenges in reducing spatial constraints and efficiently coupling conductive lines to sense amplifiers or word line drivers due to traditional geometry, leading to increased interconnection area and fabrication difficulties.
Innovation Solution
The implementation of multi-direction conductive lines and staircase contacts allows for reduced spatial constraints by enabling connections through a tiered structure, with conductive lines extending in multiple directions and forming angled connections to sense amplifiers or word line drivers, thereby minimizing the contact area and improving fabrication efficiency.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Area of stationary object
If traditional geometry is used for conductive line connections, then fabrication is simpler, but interconnection area increases and spatial constraints worsen
Solution Approach 1:
The patent transitions from conventional planar (2D) conductive line connections to a three-dimensional (3D) staircase contact structure. The conductive lines extend in multiple directions including vertical tiers, enabling connections through the thickness of the memory device. This dimensional change reduces the footprint area occupied by interconnections while maintaining fabrication feasibility through standardized deposition and etching processes adapted for 3D geometries.
2Area of stationary object
If multi-direction conductive lines with staircase contacts are implemented, then spatial efficiency improves, but fabrication complexity increases
Solution Approach 1:
The staircase contact structure is segmented into multiple discrete tiers or levels, each formed through separate deposition and patterning steps. This segmentation allows the complex 3D structure to be built incrementally using standard semiconductor fabrication techniques, making the fabrication process more manageable despite the increased number of steps required compared to planar connections.
3Quantity of substance
If vertically stacked memory cells are integrated, then memory density increases, but interconnection space requirements increase
Solution Approach 1:
The patent utilizes the vertical dimension within the stacked memory cell architecture to route conductive lines through multiple tiers. Instead of expanding interconnection space laterally, the conductive lines are directed vertically through the stack, leveraging the existing 3D structure of the memory cells. This approach maintains high memory density while minimizing additional interconnection space requirements.
Data Source
AI summary
Systems, methods, and apparatus including multi-direction conductive lines and staircase contacts for semiconductor devices. One memory device includes an array of vertically stacked memory cells, the array including: a vertical stack of horizontally oriented conductive lines, each conductive line comprising: a first portion extending in a first horizontal direction; and a second portion extending in a second horizontal direction at an angle to the first horizontal direction.