Multi-fuse Memory Cell Circuit for Static Discharge Protection

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Memory devices with single-fuse elements are prone to unintentional blowing, leading to incorrect data readouts due to static discharge, as an open circuit can mistakenly represent a '0' bit instead of '1', and existing multi-fuse solutions do not effectively mitigate this issue.

Innovation Solution

A memory device employing multiple fuse elements, such as double or triple fuses, where each fuse is connected to a transistor and selectively blown using distinct programming voltages, allowing for accurate bit representation by measuring current through the fuses during read operations, thereby reducing the likelihood of accidental blowing.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Device complexity

If a single fuse element is used in a memory cell, then the device complexity is reduced, but the reliability of data storage deteriorates due to unintentional blowing from static discharge

Engineering Contradiction:
Improvememory cell structureVSAvoiddata storage accuracy
Core Design Contradiction:
Device complexityVSReliability

Solution Approach 1:

The single fuse element is segmented into multiple fuse elements (first fuse element and second fuse element) connected in series. This segmentation allows the memory cell to require multiple simultaneous failures to represent a programmed state, thereby improving reliability while maintaining relatively simple structure. Each fuse element can be independently controlled by separate word lines, enabling selective programming without affecting other cells.

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

The patent implements a protective mechanism where the multi-fuse configuration acts as a cushion against unintentional blowing. Since multiple fuse elements must fail simultaneously to create a false positive, the system is buffered against static discharge and other single-event failures. This beforehand cushioning ensures that accidental fuse failures do not compromise data integrity.

Inventive Principle:
Principle #11Beforehand cushioning (Prior cushioning)

2Reliability

If multiple fuse elements are used in a memory cell, then the reliability of data storage is improved, but the device complexity increases

Engineering Contradiction:
Improvedata storage accuracyVSAvoidmemory cell structure
Core Design Contradiction:
ReliabilityVSDevice complexity

Solution Approach 1:

Multiple fuse elements are merged into a single memory cell structure, sharing common circuit elements such as the bit line, sense amplifier connections, and control logic. This merging approach allows the system to achieve improved reliability through multiple fuse elements while minimizing the increase in overall device complexity by consolidating shared resources.

Inventive Principle:
Principle #5Merging (Combining)

Solution Approach 2:

The memory cell structure is designed with multi-functionality where the same basic cell architecture can store multiple bits of information through different combinations of fuse states. The cell can represent different data states (00, 01, 10, 11) through the programmed or unprogrammed states of the first and second fuse elements, increasing information density without proportionally increasing physical size.

Inventive Principle:
Principle #6Universality (Multi-functionality)

3Measurement precision

If a fuse is blown to store a '1' bit, then the measurement precision for detecting programmed state is improved, but the risk of unintentional blowing from static discharge increases

Engineering Contradiction:
Improvebit state detectionVSAvoidstatic discharge impact
Core Design Contradiction:
Measurement precisionVSObject-affected harmful factors

Solution Approach 1:

The detection mechanism is segmented to evaluate multiple fuse elements independently. The measurement precision is improved by requiring a specific pattern of fuse failures across multiple elements to confirm a programmed state, rather than relying on a single fuse failure. This segmentation makes the detection process more robust against false positives from static discharge.

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

The system incorporates a cushioning mechanism where the multi-fuse configuration provides a buffer against harmful static discharge effects. Even if static discharge causes one or two fuse elements to fail unintentionally, the programmed state cannot be falsely detected unless the specific required pattern of failures occurs, which is statistically improbable. This beforehand cushioning protects the measurement precision from being compromised by environmental hazards.

Inventive Principle:
Principle #11Beforehand cushioning (Prior cushioning)

Applied Scientific Principles

This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.

Function Achieved in This Case

The use of multiple fuse elements in memory cells enhances data reliability by ensuring accurate bit representation, as both fuses must be blown for a '1' bit, minimizing the risk of incorrect readouts and improving operational stability.

Implementation Method 1

measuring current through the fuses during read operations

Methodology Applied
Scientific EffectElectrical Conduction: Conduction (electrical)

Implementation Method 2

selectively blown using distinct programming voltages

Methodology Applied
Scientific EffectElectrical Breakdown: Avalanche Breakdown

Data Source

PatentUS11410740B2Multi-fuse memory cell circuit and method
Publication Date: 2022.08.09 TAIWAN SEMICONDUCTOR MANUFACTURING CO LTD
  • US11410740B2 patent drawing
  • US11410740B2 patent drawing
  • US11410740B2 patent drawing

AI summary

A multi-fuse memory cell is disclosed. The circuit includes: a first fuse element electrically coupled to a first transistor, a gate of the first transistor is electrically coupled to a first selection signal; a second fuse element electrically coupled to a second transistor, a gate of the second transistor is electrically coupled to a second selection signal, both the first transistor and the second transistor are grounded; and a programming transistor electrically coupled to the first fuse element and the second fuse element, wherein a gate of the programming transistor is electrically coupled to a programming signal.