Switched Multi-Input Comparator for 50 Gbps Bus Demodulation
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
High-speed digital interconnection systems face limitations in reliable and error-free data transfer due to data skew, inter-symbol interference, and increased complexity and power consumption, especially at data rates beyond 20 Gbps, which conventional communication methods struggle to address effectively.
Innovation Solution
The implementation of a system using vector signaling codes, specifically Ensemble NRZ (ENRZ) and duobinary encoding, combined with Hadamard transforms and multichannel frequency domain channelization, to achieve robust and efficient data transfer over multiple wires, creating two frequency-based channels that minimize inter-symbol interference and optimize data throughput.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Speed
If conventional communication methods are used for high-speed digital interconnection, then data transfer rate can be increased, but data skew and inter-symbol interference increase causing reliability degradation
Solution Approach 1:
The patent segments the data transfer process into multiple parallel lanes (e.g., 25Gbps per lane multiplied by multiple lanes to achieve 100Gbps total). Each lane operates independently with its own timing and signaling, allowing the system to achieve high aggregate data rates while each individual lane maintains reliable operation within its optimized speed range, thereby preventing data skew and inter-symbol interference from degrading overall reliability
2Productivity
If data transfer rate is increased beyond 20 Gbps, then productivity improves, but complexity and power consumption increase
Solution Approach 1:
The patent transitions from single-lane high-speed signaling to multi-lane parallel signaling, effectively adding the dimension of spatial multiplexing. Instead of pushing a single lane beyond 20Gbps where complexity and interference problems arise, the system distributes data across multiple lanes operating at manageable speeds, achieving high aggregate throughput while keeping each lane's complexity and power consumption within acceptable bounds
3Productivity
If data transfer rate is increased beyond 20 Gbps, then productivity improves, but power consumption increases
Solution Approach 1:
The patent divides the high-speed data transfer task into multiple parallel lanes operating at lower individual data rates (e.g., 25Gbps per lane). This segmentation allows each lane to operate more efficiently with lower power consumption per unit of data transferred, while the aggregate power consumption for achieving 100Gbps or higher total throughput is optimized compared to using fewer lanes at much higher speeds where power consumption increases non-linearly
Data Source
AI summary
Methods and systems are described for obtaining a set of carrier-modulated symbols of a carrier-modulated codeword, each carrier-modulated symbol received via a respective wire of a plurality of wires of a multi-wire bus, applying each carrier-modulated symbol of the set of carrier-modulated symbols to a corresponding transistor of a set of transistors, the set of transistors further connected to a pair of output nodes according to a sub-channel vector of a plurality of mutually orthogonal sub-channel vectors, recovering a demodulation signal from the carrier-modulated symbols, and generating a demodulated sub-channel data output as a differential voltage on the pair of output nodes based on a linear combination of the set of carrier-modulated symbols by controlling conductivity of the set of transistors according to the demodulation signal.