Multi-Lane Multi-Mode Data Transport Switching

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Existing data transport systems, such as USB type-C connectors, require a multiplexing function to process electrical signals according to different protocols, but they lack efficient mechanisms to manage and switch between multiple protocols on a multi-lane, multi-mode connector.

Innovation Solution

The apparatus includes a semiconductor die with internal processors and switches that connect I/O pads to bond pads and ports, allowing for protocol-specific processing of electrical signals, with logical signals controlling the switches to route signals appropriately between internal processors and an external processor, supporting USB and DisplayPort protocols.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Adaptability or versatility

If a multiplexing function is used to process electrical signals for different protocols, then protocol versatility is improved, but device complexity increases

Engineering Contradiction:
Improveprotocol versatilityVSAvoiddevice complexity
Core Design Contradiction:
Adaptability or versatilityVSDevice complexity

Solution Approach 1:

The device is segmented into multiple independent processing paths, each handling a specific protocol (USB protocol processing path and DisplayPort protocol processing path). This allows the system to support multiple protocols while keeping each processing path relatively simple and modular, resolving the contradiction between versatility and complexity.

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

The connector and semiconductor device are designed with universal multi-functionality to support both USB and DisplayPort protocols through a single physical interface. The same physical pins and electrical signals can be used for different protocols, achieving protocol versatility without proportionally increasing device complexity.

Inventive Principle:
Principle #6Universality (Multi-functionality)

2Productivity

If multiple lanes are used for data transport, then data transport capacity is improved, but signal management complexity increases

Engineering Contradiction:
Improvedata transport capacityVSAvoidsignal management complexity
Core Design Contradiction:
ProductivityVSDevice complexity

Solution Approach 1:

The data transport capability is segmented into multiple independent lanes (first lane, second lane, third lane), each capable of carrying electrical signals for different protocols. This segmentation allows high data transport capacity while simplifying signal management within each lane, as each lane can be independently controlled by its own switch and processor.

Inventive Principle:
Principle #1Segmentation

Data Source

PatentUS10313157B2Apparatus and method for multiplexing multi-lane multi-mode data transport
Publication Date: 2019.06.04 REALTEK SEMICON CORP
  • US10313157B2 patent drawing
  • US10313157B2 patent drawing

AI summary

An apparatus includes: a semiconductor die including a first I/O (input/output) pad, a second I/O pad, a switch, and an internal processor, wherein the switch is configured to short the first I/O pad to the second I/O pad when a logical signal is asserted; and a semiconductor package including a first bond pad configured to electrically connect to the first I/O pad, a second bond pad configured to electrically connect to the second I/O pad, a first port configured to electrically connect to a pin of a multi-lane, multi-mode connector, a second port configured to electrically connect to an external processor, a first routing path configured to electrically connect the first port to the first bond pad, and a second routing path configured to electrically connect the second port to the second bond pad, wherein the external processor is configured to process an electrical signal at the second port in accordance with a first protocol when the logical signal is asserted, and the internal processor is configured to process an electrical signal at the first I/O pad in accordance with a second protocol when the logical signal is de-asserted.