Multi-Oxide IC Blocks for Power-Performance Trade-offs
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Conventional monolithic integrated circuit dies are limited to two transistor gate oxide thicknesses, which restricts the variation in performance and power characteristics, hindering the full utilization of triple gate oxide (TGO) manufacturing processes.
Innovation Solution
The TGO manufacturing process allows for the grouping and arrangement of integrated circuit blocks with different gate oxide thicknesses on a monolithic integrated circuit die, enabling the creation of functional devices with varying performance and power characteristics, such as processor cores and cache memories with specific oxide thicknesses for optimized performance and power consumption.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Adaptability or versatility
If a single gate oxide thickness is used for functional devices, then manufacturing process complexity is reduced, but performance and power characteristics cannot be optimized for different circuit requirements
Solution Approach 1:
The patent segments the integrated circuit die into multiple functional blocks, each utilizing a specific gate oxide thickness from the TGO process. This allows different performance characteristics to be achieved in different regions without complicating the overall manufacturing process, as the segmentation is done at the circuit design level rather than requiring separate fabrication processes.
Solution Approach 2:
The patent applies local quality by assigning different gate oxide thicknesses to specific functional blocks based on their performance requirements. High-performance blocks use thinner gate oxides for higher frequency operation, while low-power blocks use thicker gate oxides for reduced leakage, optimizing each local region's characteristics without affecting the entire die's manufacturability.
2Speed
If thinner gate oxide is used for functional devices, then frequency operation and performance are improved, but leakage current increases
Solution Approach 1:
The patent implements local quality by selectively applying thinner gate oxide thicknesses to functional blocks that require high frequency operation, while using thicker gate oxide thicknesses in blocks where low leakage current is the priority. This spatial differentiation of gate oxide thicknesses allows simultaneous optimization of both speed and power characteristics across different regions of the integrated circuit.
Solution Approach 2:
The patent utilizes parameter changes by varying the gate oxide thickness parameter across different functional blocks within the TGO manufacturing framework. This enables continuous adjustment of the trade-off between frequency operation and leakage current by selecting appropriate oxide thickness values for each application's specific requirements.
3Loss of energy
If thicker gate oxide is used for functional devices, then leakage current is reduced, but frequency operation and performance are compromised
Solution Approach 1:
The patent applies local quality by strategically placing thicker gate oxide regions in functional blocks dedicated to low-power operations such as cache memory or idle processing units, while reserving thinner gate oxide regions for high-performance computational blocks. This spatial optimization ensures that leakage reduction does not compromise overall system performance.
Solution Approach 2:
The patent implements dynamics by enabling runtime selection and switching between different functional blocks with different gate oxide thicknesses. The system can dynamically allocate tasks to appropriate blocks based on current performance and power requirements, making the effective characteristics of the circuit adaptable rather than static.
4Productivity
If multiple processor cores with different gate oxide thicknesses are integrated on a single die, then power efficiency and performance optimization are improved, but device complexity and manufacturing arrangement challenges increase
Solution Approach 1:
The patent segments the integrated circuit die into multiple independent functional blocks, each with its own processor core configured with a specific gate oxide thickness. This segmentation allows heterogeneous processing capabilities to coexist on a single die while maintaining modular design principles that simplify manufacturing and testing compared to a fully integrated homogeneous design.
Solution Approach 2:
The patent applies universality by designing a common die architecture that can accommodate multiple types of functional blocks with different gate oxide thicknesses. The shared manufacturing process and common infrastructure support diverse functional configurations, making the design universally applicable to various performance and power requirements without requiring entirely different fabrication approaches.
Data Source
AI summary
An apparatus comprising plurality of functional integrated circuit blocks, each manufactured with different oxide thicknesses on a monolithic integrated circuit die, is described. Using different gate oxide thicknesses for different functional integrated circuit blocks provides reduced power consumption and increases performance in processing systems. Several embodiments comprising different combinations of functional integrated circuit blocks, including processor cores and memory elements, are presented.