Multi-phase Layout Structure for Signal Delay Consistency

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Conventional multi-phase signal layouts experience delays and interference due to coupling capacitance, particularly between analog and digital circuits, leading to varied delay times and performance issues.

Innovation Solution

A layout structure with geometrically and electrically symmetric mechanisms is employed, utilizing horizontal and vertical coupling capacitances between traces on the same and different layers to ensure matched total coupling capacitance, thereby eliminating the effects of coupling capacitance and achieving consistent delay times across phases.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Reliability

If conventional trace arrangement is used to layout multi-phase signals, then the layout follows design rules, but coupling capacitance between traces causes varied delay times and interference

Engineering Contradiction:
Improvesignal delay consistencyVSAvoidcoupling capacitance effect
Core Design Contradiction:
ReliabilityVSObject-affected harmful factors

Solution Approach 1:

The patent applies asymmetry by intentionally introducing grounding traces or shielding structures at specific locations between signal traces. Rather than treating all trace arrangements symmetrically, the solution places grounding elements asymmetrically to counterbalance the coupling capacitance effects, creating equalized total capacitance values between adjacent phases despite their different spatial relationships

Inventive Principle:
Principle #4Asymmetry

Solution Approach 2:

The patent introduces grounding traces as intermediary elements between signal-carrying traces. These grounding traces act as mediators that provide reference potential and balance the coupling capacitance effects. The grounding traces are strategically positioned to ensure that each signal trace experiences equivalent total coupling capacitance to ground, thereby equalizing delay times across all phases

Inventive Principle:
Principle #24Intermediary (Mediator)

2Reliability

If grounding traces are added between signal traces to equalize delay times, then delay consistency is improved, but layout area increases

Engineering Contradiction:
Improvedelay time equalityVSAvoidlayout area
Core Design Contradiction:
ReliabilityVSArea of stationary object

Solution Approach 1:

The patent merges the grounding function with existing layout structures by integrating grounding traces into the same layer or adjacent layers with signal traces. Rather than adding completely separate grounding structures, the solution combines multiple functions (signal routing, grounding, and capacitance balancing) into a unified trace arrangement that minimizes additional area consumption

Inventive Principle:
Principle #5Merging (Combining)

Solution Approach 2:

The patent utilizes the vertical dimension by implementing multi-layer routing arrangements. Grounding traces are positioned on different layers relative to signal traces, creating three-dimensional spacing that provides capacitance balancing without requiring excessive horizontal layout area. This vertical stacking approach efficiently manages the area constraint

Inventive Principle:
Principle #17Another dimension (Dimensionality change)

3Ease of manufacture

If signal traces are arranged to be equally spaced, then layout simplicity is maintained, but coupling capacitance varies between different trace positions

Engineering Contradiction:
Improvelayout simplicityVSAvoidcoupling capacitance matching
Core Design Contradiction:
Ease of manufactureVSManufacturing precision

Solution Approach 1:

The patent applies local quality by adjusting the grounding trace configuration at specific locations between signal traces. Rather than using a uniform approach throughout the entire layout, the solution tailors the grounding trace positioning and dimensions locally to compensate for position-specific coupling capacitance variations, ensuring each signal trace experiences equivalent total capacitance

Inventive Principle:
Principle #3Local quality

Applied Scientific Principles

This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.

Function Achieved in This Case

The solution effectively eliminates the effects of coupling capacitance, ensuring consistent electrical characteristics and performance across multi-phase signals by matching total coupling capacitance, thus reducing system delays and improving circuit performance.

Implementation Method 1

a horizontal coupling capacitance is provided between two neighboring traces configured on the same layer of the first layout layer and the second layout layer, a vertical coupling capacitance is provided between two neighboring traces configured on different layers of the first layout layer and the second layout layer

Methodology Applied
Scientific EffectCoupling capacitance: Capacitance

Data Source

PatentUS7911287B2Multi-phase layout structure and method
Publication Date: 2011.03.22 REALTEK SEMICON CORP
  • US7911287B2 patent drawing
  • US7911287B2 patent drawing
  • US7911287B2 patent drawing

AI summary

The present invention provides a multi-phase layout structure and method. The layout structure comprises: a first layout layer; a second layout layer substantially parallel to the first layout layer; a plurality of traces, each transmitting a signal, and the plurality of signals having a phase difference between each other; wherein a horizontal coupling capacitance is provided between two neighboring traces configured on the same layer of the first layout layer and the second layout layer, a vertical coupling capacitance is provided between two neighboring traces configured on different layers of the first layout layer and the second layout layer, and the plurality of traces have substantially the same total coupling capacitance wherein the total coupling capacitance is defined by the horizontal coupling capacitance and the vertical coupling capacitance.