Multi-Phase PrDFE Equalizer for High-Rate Feedback Timing
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Conventional partial response decision-feedback equalizer (PrDFE) receivers face limitations in handling high signaling rates due to timing constraints that become difficult to meet as signaling speeds increase, leading to challenges in maintaining reliable operation and effective data transmission.
Innovation Solution
A multi-phase PrDFE receiver design with multiple PrDFE circuits, an output circuit, and a calibration circuit that analyzes critical paths to determine stable clock phases, allowing for faster signaling rates by eliminating the need for delay elements in the feedback path and ensuring feedback latency is within the minimum bit period.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Device complexity
If conventional PrDFE receivers are used, then the structure is simple, but the feedback timing constraint becomes difficult to meet at high signaling rates
Solution Approach 1:
The receiver is divided into multiple independent PrDFE circuits, each handling different phases of the signaling rate. This segmentation allows each circuit to operate with relaxed timing constraints while collectively achieving higher effective signaling rates
Solution Approach 2:
The system dynamically selects which PrDFE circuit outputs to use based on the resolved data from other circuits. This dynamic selection enables the system to adapt to timing variations and maintain reliable operation at high signaling rates
2Productivity
If the signaling rate is increased, then the productivity improves, but the feedback timing constraint becomes more stringent
Solution Approach 1:
Multiple PrDFE circuits operate in parallel at different phases, effectively distributing the high-speed sampling across multiple lower-speed circuits. This periodic action allows the system to achieve high effective signaling rates without requiring each individual circuit to meet stringent timing constraints
Solution Approach 2:
The system performs preliminary sampling and conditional value generation in parallel across multiple circuits before final selection. This preliminary action allows timing-critical operations to be completed in advance, relaxing the feedback timing constraint
Data Source
AI summary
A multi-phase partial response receiver supports various incoming data rates by sampling PrDFE output values at a selected one of at least two clock phases. The receiver includes a calibration circuit that performs a timing analysis of critical data paths in the circuit, and this analysis is then used to select the particular clock phase used to latch the output values. These techniques permit the multiplexer outputs from for each phase of the partial response receiver to directly drive selection of a multiplexer for the ensuing phase, i.e., by avoiding regions of instability or uncertainty in the respective multiplexer outputs.