Multi-Plate MIM Capacitor Structure for Higher Capacitance Density
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
In integrated circuit designs, on-chip capacitors face challenges in increasing capacitance without expanding their footprint, which can lead to reduced areal density and performance issues due to limitations in electrode plate area and via spacing.
Innovation Solution
The implementation of metal-insulator-metal (MIM) capacitors with multiple intermediate electrode plates of greater thickness than the top and bottom plates, allowing for increased capacitance density without increasing the overall size, achieved by optimizing the thickness and arrangement of these plates and dielectric layers.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Quantity of substance
If the area of electrode plates is increased to increase capacitance, then capacitance is improved, but the footprint of the capacitor increases reducing areal density
Solution Approach 1:
The patent transitions from a conventional two-plate capacitor to a multi-plate stacked configuration, utilizing the vertical dimension to increase capacitance. Multiple intermediate electrode plates are stacked between the top and bottom plates, creating multiple capacitance layers in the vertical direction. This allows capacitance to be increased without expanding the horizontal footprint, thereby resolving the contradiction between capacitance quantity and area occupation.
Solution Approach 2:
The capacitor is segmented into multiple discrete electrode plates (top plate, multiple intermediate plates, and bottom plate) separated by dielectric layers. This segmentation creates multiple independent capacitance units that can be stacked vertically. Each plate-dielectric-plate combination forms a distinct capacitance element, allowing the total capacitance to be the sum of individual elements while maintaining a compact footprint.
2Quantity of substance
If the number of electrode plates is increased to increase capacitance density, then capacitance density is improved, but device complexity increases
Solution Approach 1:
Multiple electrode plates and dielectric layers are merged into a single integrated stacked structure. The intermediate plates are combined with dielectric layers to form unified capacitance units, reducing the need for separate assembly steps. This merging approach increases capacitance density while managing structural complexity through integrated design rather than separate component assembly.
Solution Approach 2:
The patent utilizes the vertical dimension to stack multiple plates, thereby increasing capacitance density without proportionally increasing lateral complexity. By arranging plates in the vertical direction rather than spreading them horizontally, the design achieves higher capacitance density while maintaining a manageable structural footprint and simplifying the lateral layout.
3Area of stationary object
If thinner electrode plates are used to reduce capacitance, then capacitance is reduced, but areal density improves
Solution Approach 1:
The patent compensates for using thinner plates by stacking multiple plates vertically. Instead of relying on a single thick plate that would occupy more lateral space, the design uses several thinner plates arranged in the vertical dimension. This maintains high areal density while achieving the required total capacitance through the cumulative effect of multiple stacked capacitance units.
Solution Approach 2:
The total capacitance requirement is segmented across multiple thinner electrode plates rather than using one thick plate. Each thin plate contributes a portion of the total capacitance, and their vertical stacking achieves the target capacitance value while maintaining thin individual plate profiles that preserve areal density.
Applied Scientific Principles
This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.
Function Achieved in This Case
This configuration enhances capacitance density, reduces parasitic resistance, and improves the operating speed and frequency of integrated circuits by allowing for more efficient charge accumulation and reduced voltage drops across the capacitor.
Implementation Method 1
a capacitor includes two conductive electrodes on opposing sides of a dielectric or other dielectric layer
Implementation Method 2
an insulator may comprise the dielectric layer
Data Source
AI summary
Integrated circuit (IC) devices include a metal-insulator-metal (MIM) capacitor having a top electrode plate, a bottom electrode plate, and a plurality of intermediate electrode plates between the top electrode plate and the bottom electrode plate. A plurality of dielectric layers may separate each of the electrode plates of the MIM capacitor from adjacent plates of the MIM capacitor. Each of the intermediate electrode plates may have a thickness that is greater than a thickness of the top electrode plate and the bottom electrode plate. By providing multiple intermediate electrode plates between the top and bottom electrode plates of the MIM capacitor, and allocating the greatest plate thicknesses to the intermediate plates, the capacitance density may be increased in a given area of the IC device, which may provide increased performance for the IC device.