Multi-Port Ethernet PTP Bridge With FPGA Clock Compensation
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Achieving precise time synchronization across multiple Ethernet ports on cost-optimized platforms is challenging, particularly in networks without access to GPS, and existing solutions are either expensive or inefficient.
Innovation Solution
A hybrid Precision Time Protocol (PTP) implementation using a combination of low-cost processor and Programmable Gate Array (PGA) or Application Specific Integrated Circuit (ASIC) to segregate and process PTP messages, determining master and slave ports, and compensating clock differences, enabling efficient and flexible synchronization.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Reliability
If GPS is used for clock synchronization, then time synchronization can be achieved, but the cost increases and satellite signal access is not guaranteed
Solution Approach 1:
The patent replaces expensive GPS satellite-based synchronization with a cost-effective Ethernet-based PTP solution using standard network hardware (switches, routers, processors) to achieve time synchronization without requiring expensive GPS receivers or satellite signal access
Solution Approach 2:
The patent introduces an intermediary Ethernet network infrastructure with PTP protocol as a mediator between time sources and network devices, enabling time synchronization through standard network communication rather than direct satellite signal reception
2Ease of manufacture
If PTP protocol is used for time synchronization, then cost is reduced compared to GPS, but achieving precise synchronization across multiple ports on cost-optimized platforms is challenging
Solution Approach 1:
The patent segments the PTP message processing into two categories: critical messages (Sync, Sync Follow-up) handled by hardware logic for precise timing, and non-critical messages (Announce, delay Request, delay Response) handled by software processor. This segmentation enables precise synchronization across multiple ports while maintaining cost-optimized platform architecture
Solution Approach 2:
The patent applies partial hardware acceleration by implementing only the critical PTP message processing in hardware while leaving non-critical message processing to software, achieving precise time synchronization without requiring complete hardware implementation of all PTP functions
3Productivity
If hybrid hardware-software implementation is used, then resource efficiency is improved, but system complexity increases
Solution Approach 1:
The patent segments PTP message processing into critical and non-critical categories, assigning different processing paths to each. This segmentation enables resource-efficient hybrid implementation where hardware handles time-critical operations and software handles administrative tasks, with clear separation of responsibilities reducing overall system complexity
Data Source
AI summary
Invention relates to a method and a system (200) for creating multi-port network synchronization bridge between ethernet ports and a processor via programmable Gate Array (PGA). The method comprises segregating (102), by PGA, a Precision Time Protocol (PTP) message associated with each ethernet port among ethernet ports into one of a critical or a non-critical message. The method comprises determining (104), by processor and PGA, based on PTP message one ethernet port as a Slave port and one or more ethernet ports as one or more Master ports. The method comprises processing (106), by PGA, critical message by determining, based on segregation of critical message, whether difference between master clock and system clock, exceeds predefined threshold; and compensating, difference between them based on determination within predefined range. The method comprises processing (108), by processor, non-critical message based on plurality of Transmit (Tx) and Receive (Rx) pulses generated by PGA.