Multi-Sectional Capacitor for High-Frequency Decoupling

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Decoupling capacitors embedded in PCBs or IC substrates face increased impedance and reduced decoupling performance at higher frequencies, making it difficult to stabilize power supply and broaden decoupling bandwidth in electronic devices with high signal transmission speeds.

Innovation Solution

A capacitive device with multiple conductive step sections of different heights and insulating regions, including slots on the electrodes, which allows for tunable capacitance and improved decoupling performance by optimizing the capacitive structure and enhancing the capacitive properties.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Reliability

If decoupling capacitors are embedded in PCBs or IC substrates, then the decoupling performance is improved at low frequencies, but the impedance increases and decoupling performance deteriorates at high frequencies

Engineering Contradiction:
Improvedecoupling performanceVSAvoidimpedance
Core Design Contradiction:
ReliabilityVSObject-affected harmful factors

Solution Approach 1:

The capacitor structure is divided into multiple conductive sections with different heights, creating multiple capacitive regions. This segmentation allows each region to contribute to different frequency ranges, effectively broadening the overall decoupling bandwidth while maintaining low impedance across a wider frequency spectrum.

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

The patent introduces vertical dimensionality by creating conductive sections at different heights within the substrate. This multi-level structure adds a vertical dimension to the traditional planar capacitor design, enabling improved electromagnetic field distribution and reduced impedance at high frequencies.

Inventive Principle:
Principle #17Another dimension (Dimensionality change)

2Speed

If signal transmission speed is increased in ICs, then the processing capability is improved, but power noises and ground bounces increase causing interference

Engineering Contradiction:
Improvesignal transmission speedVSAvoidpower noises
Core Design Contradiction:
SpeedVSObject-generated harmful factors

Solution Approach 1:

The embedded decoupling capacitors are positioned and configured in advance within the PCB or IC substrate to proactively counteract power noises and ground bounces before they can interfere with high-speed signal transmission. The capacitors are strategically placed near power/ground pins to provide immediate local decoupling.

Inventive Principle:
Principle #10Preliminary action

Solution Approach 2:

The decoupling capacitors act as intermediary elements between the power delivery network and the high-speed digital circuits. They provide a localized energy reservoir that mediates the interaction between power supply fluctuations and sensitive high-speed signal paths, isolating the harmful effects.

Inventive Principle:
Principle #24Intermediary (Mediator)

3Ease of manufacture

If traditional SMD capacitors are used, then the implementation is simple, but parasitic inductances increase at high frequencies

Engineering Contradiction:
Improveimplementation simplicityVSAvoidparasitic inductances
Core Design Contradiction:
Ease of manufactureVSObject-affected harmful factors

Solution Approach 1:

The capacitor structure is nested within the PCB or IC substrate itself, with conductive sections formed at different vertical levels. This nested configuration minimizes the current loop area and reduces parasitic inductance by embedding the capacitor structure within the existing substrate layers rather than using external SMD components.

Inventive Principle:
Principle #7Nested doll (Nesting)

Solution Approach 2:

The patent transitions from a two-dimensional SMD capacitor layout to a three-dimensional embedded structure with conductive sections at multiple heights. This vertical stacking reduces the effective current loop area and minimizes parasitic inductance while maintaining ease of manufacture through standard PCB fabrication processes.

Inventive Principle:
Principle #17Another dimension (Dimensionality change)

Applied Scientific Principles

This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.

Function Achieved in This Case

The capacitive device effectively reduces impedance and broadens the decoupling bandwidth, stabilizing power supply and improving noise reduction in high-frequency electronic systems.

Implementation Method 1

capacitor device having multi-sectional conductors... A capacitive device includes a first electrode and a second electrode below the first electrode and spaced apart from the first electrode

Methodology Applied
Scientific EffectCapacitance: Capacitance

Implementation Method 2

an insulating region between the first electrode and the second electrode

Methodology Applied
Scientific EffectElectrical insulation: Dielectric

Data Source

PatentUS8198538B2Capacitor devices having multi-sectional conductors
Publication Date: 2012.06.12 IND TECH RES INST
  • US8198538B2 patent drawing
  • US8198538B2 patent drawing
  • US8198538B2 patent drawing

AI summary

A capacitive device is provided. The capacitive device includes a first electrode and a second electrode below the first electrode and spaced apart from the first electrode, wherein at least one of the first electrode and the second electrode includes a plurality of conductive step sections, the plurality of conductive step sections having different heights. The capacitive device also includes an insulating region between the first electrode and the second electrode; and at least one slot formed on one of the first electrode and the second electrode.