Multi-site Probe Substrate for Semiconductor Wafer Testing
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Conventional probe systems for semiconductor chips are limited by low-speed testing capabilities, which delays the detection of defects until final package testing, leading to unnecessary manufacturing and testing costs due to latent defects in dice.
Innovation Solution
A probe substrate with dual matrix arrays of conductor pins and corresponding circuitry systems, designed to match the pitch between semiconductor dice, enabling dual-site probing and high-speed testing at the wafer level, mimicking the electrical characteristics of package substrates for each die.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Productivity
If conventional single array probe substrate is used, then device complexity is reduced, but productivity is limited to single die testing at a time
Solution Approach 1:
The probe substrate is divided into multiple independent probe sites (first probe site, second probe site, etc.), each capable of testing a separate semiconductor die simultaneously. This segmentation allows parallel testing operations, significantly improving productivity while maintaining manageable complexity through modular design
Solution Approach 2:
Multiple probe sites and their associated circuitry systems are merged into a single integrated probe substrate. This combining approach enables simultaneous testing of multiple dies in one operation, achieving high throughput without requiring separate testing equipment for each die
2Reliability
If conventional low-speed probe testing is used, then device complexity is minimized, but defect detection capability is insufficient for high-speed faults
Solution Approach 1:
Each probe site is equipped with dedicated circuitry systems tailored to its specific testing requirements. The circuitry can be configured with appropriate speed characteristics for the intended application, allowing high-speed testing capabilities where needed while maintaining simplicity elsewhere
Solution Approach 2:
The probe substrate is pre-configured with multiple circuitry systems designed for high-speed operation before testing begins. This preliminary preparation enables immediate high-speed defect detection without requiring complex real-time reconfiguration during testing
3Loss of time
If wafer-level testing is performed, then loss of time is reduced by early defect detection, but manufacturing precision requirements increase
Solution Approach 1:
The pitch between probe sites is specifically designed and adjusted to match the pitch between semiconductor dies on the wafer. This parameter matching enables precise alignment and simultaneous testing of multiple dies, achieving early defect detection with acceptable manufacturing precision
Solution Approach 2:
The probe substrate replicates the pitch and arrangement pattern of the semiconductor dies on the wafer. This copying approach simplifies alignment procedures and enables straightforward mapping between probe sites and target dies, reducing the impact of manufacturing precision variations
Data Source
Figure 1
Figure 2~3
Figure 4~5
AI summary
Various probe substrates for probing a semiconductor die and methods of use thereof are disclosed. In one aspect, a method of manufacturing is provided that includes forming a first matrix array of conductor pins and a second matrix array of conductor pins on a probe substrate. The second matrix array of conductor pins is separated from the first matrix array of conductor pins by a first pitch along a first axis selected to substantially match a second pitch between a first semiconductor die and a second semiconductor die of a semiconductor workpiece.