Multi-stage memory sensing
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Ferroelectric memory devices face challenges in accurate read operations due to noise susceptibility when transistors operate in the deep sub-threshold regime, leading to reduced accuracy and increased time required for signal development on the digit line.
Innovation Solution
Implementing a multi-stage sensing approach where the transistor is toggled from active to inactive and back to active during the read operation, reducing the time in the deep sub-threshold regime and minimizing noise introduction, thereby improving accuracy and speed.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Use of energy by moving object
If the transistor operates in the deep sub-threshold regime to enable low-power read operations, then power consumption is reduced, but noise susceptibility increases and read accuracy deteriorates
Solution Approach 1:
The patent applies periodic action by implementing a multi-stage sensing approach where the transistor is periodically toggled between active and inactive states during the read operation. The sense amplifier is activated in stages rather than continuously, allowing the transistor to exit the deep sub-threshold regime temporarily for accurate sensing while maintaining low overall power consumption. This periodic activation resolves the contradiction by achieving both low power and high accuracy at different time intervals within the same read operation.
2Stability of the object's composition
If the transistor remains active during the entire read operation to maintain signal continuity, then signal development is maintained, but the time spent in the deep sub-threshold regime increases and noise is amplified
Solution Approach 1:
The patent applies segmentation by dividing the continuous read operation into distinct stages: an initial stage where the transistor operates in the deep sub-threshold regime to establish signal development, and a subsequent sensing stage where the sense amplifier is activated to capture the signal. This segmentation allows the system to benefit from signal continuity during the initial phase while minimizing noise exposure during the sensing phase, as the transistor can be deactivated or operated in a different regime when the signal is already developed.
3Use of energy by moving object
If the transistor operates in the deep sub-threshold regime to reduce power consumption, then energy efficiency is improved, but the time required for signal development increases
Solution Approach 1:
The patent applies preliminary action by performing signal development in advance during an initial phase where the transistor operates in the deep sub-threshold regime to establish the voltage signal on the digit line. Once the signal is sufficiently developed, the sense amplifier is activated to quickly capture and amplify the signal. This preliminary signal development allows the system to use low-power operation for the time-consuming signal establishment phase, while the subsequent sensing phase is brief and high-speed, thereby reducing overall time loss while maintaining energy efficiency.
Applied Scientific Principles
This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.
Function Achieved in This Case
This approach enhances the accuracy and speed of read operations by reducing noise and the time required for signal development, allowing for faster latching of the memory cell value.
Implementation Method 1
activating a transistor to couple, during a read operation of a memory cell, an amplifier capacitor with a digit line associated with the memory cell
Implementation Method 2
FeRAM may use similar device architectures as volatile memory but may have non-volatile properties due to the use of a ferroelectric capacitor as a storage device
Data Source
AI summary
Methods and devices for reading a memory cell using multi-stage memory sensing are described. The memory cell may be coupled to a digit line after the digit line during a read operation. A transistor may be activated to couple an amplifier capacitor with the digit line during the read operation. The transistor may be deactivated for a portion of the read operation to isolate the amplifier capacitor from the digit line while the memory cell is coupled to the digit line. The transistor may be reactivated to recouple the amplifier capacitor to the digit line to help determine the value of the memory cell.