Multi-Channel DAC Synchronization for High-Speed Signal Integrity

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

High-speed digital/analog converters face challenges in processing large volumes of data due to high power consumption and signal corruption at high data rates, particularly in multiplexers and data paths, where signal retiming is critical and often leads to data loss.

Innovation Solution

A multi-channel digital/analog converter arrangement that combines data channels using a single high-speed multiplexer, reducing data rate processing by separating and synchronizing data paths before combining them, minimizing retiming and signal processing between the multiplexer and digital/analog converter, and using a synchronization device with a latch and controllable switches for precise clock-synchronous control.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Productivity

If data channels are combined using a multiplexer at high data rates, then data processing capability is improved, but power consumption increases and signal corruption occurs

Engineering Contradiction:
Improvedata processing capabilityVSAvoidpower consumption
Core Design Contradiction:
ProductivityVSUse of energy by moving object

Solution Approach 1:

The patent segments the data processing function into two stages: first, multiple data channels are processed in parallel at lower data rates through separate digital/analog converters; second, the resulting analog signals are combined in an analog multiplexer. This segmentation avoids the need to process all data at high rates through a single digital multiplexer, thereby reducing power consumption while maintaining data processing capability.

Inventive Principle:
Principle #1Segmentation

2Productivity

If data channels are combined using a multiplexer at high data rates, then data processing capability is improved, but signal quality deteriorates due to signal corruption

Engineering Contradiction:
Improvedata processing capabilityVSAvoidsignal quality
Core Design Contradiction:
ProductivityVSReliability

Solution Approach 1:

The patent divides the data conversion process into parallel channels that are converted to analog signals before combining. Each channel is processed independently at lower data rates, avoiding the signal corruption that occurs when combining multiple high-speed digital signals in a single digital multiplexer. This segmentation preserves signal quality while maintaining overall data processing capability.

Inventive Principle:
Principle #1Segmentation

3Device complexity

If a single high-speed multiplexer is used to combine data channels, then device complexity is reduced, but data loss increases due to retiming requirements

Engineering Contradiction:
Improvedevice complexityVSAvoiddata loss
Core Design Contradiction:
Device complexityVSLoss of information

Solution Approach 1:

The patent segments the data path into multiple parallel digital/analog converter channels, each processing data at lower rates. This eliminates the need for high-speed retiming in a single digital multiplexer, as each channel is converted to analog before combining. The analog combining stage does not require retiming, thereby preventing data loss while maintaining relatively simple device complexity.

Inventive Principle:
Principle #1Segmentation

4Reliability

If multiple parallel digital/analog converters are used to process data channels, then signal quality is improved, but device complexity increases

Engineering Contradiction:
Improvesignal qualityVSAvoiddevice complexity
Core Design Contradiction:
ReliabilityVSDevice complexity

Solution Approach 1:

The patent merges multiple digital/analog converters into a unified architecture where parallel channels are combined at the analog output stage through an analog multiplexer. This merging approach maintains the signal quality benefits of parallel processing while reducing overall device complexity compared to having completely separate converter systems. The shared analog combining stage reduces redundancy and simplifies the overall device structure.

Inventive Principle:
Principle #5Merging (Combining)

Data Source

PatentUS7427937B2Multi-channel digital/analog converter arrangement
Publication Date: 2008.09.23 INFINEON TECHNOLOGIES AG
  • US7427937B2 patent drawing
  • US7427937B2 patent drawing
  • US7427937B2 patent drawing

AI summary

A multi-channel digital/analog converter arrangement comprises at least two data channels for receiving and forwarding a corresponding number of digital data input signals comprising respective time characteristics, a digital multiplexer generating a digital intermediate signal present at a common node by combining the at least two digital data input signals, and a digital/analog converter connected downstream of the multiplexer for converting the digital intermediate signal into an analog output signal. The multiplexer comprises a tuning device for tuning the time characteristics of the at least two digital data input signals in respect to each other.